TSMC CLN3FFP HBM4 PHY
Fabricated in the TSMC 3nm N3P, it supports the data rate up to 12 Gbps
Start from the IP domain that matches your design requirement, then refine by protocol, node, vendor or maturity.
ADCs, DACs, PLLs, LDOs, sensors, clocking and analog subsystems.
BrowsePCIe, UCIe, Ethernet, MIPI, USB, SerDes and chiplet die-to-die links.
BrowseDDR, LPDDR, HBM and Flash memory controller IP for ASIC and SoC design.
BrowseCryptography, secure boot, root of trust and PQC.
BrowseAI accelerators, DSP, GPU, NPU, vector processing and high-performance compute IP cores.
BrowseGPU, ISP, video processing, image signal processing and computer vision IP cores for SoC design.
BrowseWi-Fi, Bluetooth, 5G, UWB, GNSS and broadcast wireless IP cores and subsystems.
BrowseUART, SPI, I2C, GPIO, timers, watchdog and system peripheral IP for embedded and SoC designs.
BrowseSemiconductor IP selection is fragmented across vendor websites, PDFs, application notes and sales conversations. Semi IP Hub centralizes the discovery step so engineering teams can identify relevant IP cores before engaging suppliers.
The platform helps SoC architects, ASIC teams and sourcing managers browse IP by function, protocol, application, foundry ecosystem and vendor. This reduces early-stage research time and makes IP shortlisting more structured.
Find IP by standard, function, protocol, category, vendor or application.
Identify relevant semiconductor IP providers before starting the sourcing process.
Contact vendors when you are ready to discuss availability, maturity or integration.
Fabricated in the TSMC 3nm N3P, it supports the data rate up to 12 Gbps
Supports MIPI CSE 2.0 specification, ISO 26262 (ASIL‑B) & ISO 21434 compliant
Input voltage of 1.8V; Output voltage of 1.35V; Up to 100mA output current
ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Find candidate IP cores, compare supplier options and request information when your design team is ready to evaluate integration, maturity or licensing.
Start browsingIncrease visibility for your IP portfolio and generate qualified inbound interest from SoC, ASIC, system and semiconductor design teams.
List your IPFollow new semiconductor IP cores, ecosystem announcements, expert perspectives, technical articles and educational resources for ASIC and SoC design.
Recently published news, articles and insight resources from The Pulse.