Video Codec IP
Video codec IP cores encode and decode digital video signals in real-time. These cores are designed to offload the computationally intensive tasks of video compression and decompression from a general-purpose processor. By supporting various video standards such as H.264, HEVC, VP9, and AV1, video codec IP cores enable efficient video streaming, storage, and playback. They offer high performance, low power consumption, and flexibility, ensuring high-quality video experiences across a wide range of applications.
All offers in
Video Codec IP
Filter
Compare
349
Video Codec IP
from
74
vendors
(1
-
10)
-
3-D Audio Processing Core
- The J5 is a core cell design of an application specific signal processor which performs both Trusurround(TM) and SRS® 3-D audio virtualization processing in a single design.
- The 3-D processing allows users to enjoy benefits of a multi-channel sound source with only two reporduction channels.
-
Dolby Digital/AC-3/MPEG Audio Decoding Core
- The J1 is a core cell design of an application specific signal processor which performs both Dolby Digital/AC-3 and MPEG audio decompression in a single design.
- The J1 is capable of decoding all AC-3 bitstreams with full support for bitstreams encoded with 5.1 channels and data rates of up to 640kb/s.
- The J1 downmixing capability produces stereo output in either normal or Pro-Logic compatible modes, making it ideal for DVD and set-top applications.
-
H.264 Decoder
- Thes H.264 Decoder IP Core offers a high-efficiency video decoding solution tailored for a wide range of applications, including multimedia, surveillance, broadcast, and automotive systems.
- Compliant with the ITU-T H.264/AVC standard, it enables real-time decoding of high-definition video streams while maintaining low latency and power consumption.
-
H.265 Decoder
- The H.265 (HEVC – High Efficiency Video Coding) Decoder IP core delivers high-performance video decompression for next-generation visual applications, including broadcast, surveillance, automotive, and consumer electronics.
- It supports real-time decoding of ultra-high-definition (UHD) video streams, up to 4K and 8K resolutions, while significantly reducing bandwidth and storage requirements without compromising video quality.
-
H.265 Encoder
- The H.265 (HEVC – High Efficiency Video Coding) Encoder IP core enables efficient, high-quality video compression for applications requiring low bandwidth and high-resolution output, such as broadcasting, video conferencing, surveillance, automotive, and cloud-based video services.
- It delivers real-time encoding of ultra-high-definition (UHD) content, significantly reducing storage and transmission demands while preserving visual fidelity.
-
H.264 Encoder
- The H.264 Encoder IP Core delivers a high-performance video compression solution ideal for applications such as surveillance, broadcast, mobile, and automotive systems.
- Fully compliant with the ITU-T H.264/AVC standard, it enables efficient encoding of video streams with excellent visual quality and reduced bandwidth requirements.
-
AV1 Video Encoder IP
- ‘Pulsar-AV1’ is a fully hardwired AV1 video encoder IP that offers high computational and compression efficiency beyond customer-grade.
-
VMAF Video Quality Metric Accelerator IP
- Fully hardwired IP
- High performance
- Supported Quality Metrics
- Built-in Video Scaler
-
Color Enhancement IP
- The Color Enhancement IP modifies or emphasizes color by controlling Saturation/Luminance/Hue.
- The Color Enhancement can only adjust the color & brightness of the specific area that user wants. Therefore, no change in other regions due to color adjustment of each area.
-
J.83abc/DVB-C Cable FEC Encoder
- The CMS0017 J.83abc/DVB-C Cable FEC Encoder combines all of the channel coding and Forward Error Correction functions specified by DVB-C and by J83 - Annexes A B and C. However, it does not include the Root-Raised-Cosine filters required by these standards.
- The CMS0017 includes functions for framing, scrambling, interleaving, Reed-Solomon coding, trellis coding, and QAM mapping. With the exception of the common interleaver block, two independent datapaths are required.