Wireless IP Cores

Wireless IP cores are specialized hardware modules designed to provide efficient and reliable wireless communication capabilities for a wide range of applications. These cores enable the integration of wireless standards such as Wi-Fi, Bluetooth, Zigbee, LTE, and 5G into embedded systems and devices, streamlining the development of connected solutions.

Explore our vast directory of Wireless IP cores below.

All offers in Wireless IP Cores
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 311 Wireless IP Cores from 74 vendors (1 - 10)
  • Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
    • The icyTRX-LE-22 RF transceiver PHY IP delivers an optimal trade-off between power consumption and Bluetooth Low Energy (LE) RF performance — excellent sensitivity and strong interference rejection — while minimizing the overall cost for loT applications.
    • Occupying just 0.57 mm2 in a 22 nm technology (7 metal layers), the analog RF portion of the IP integrates on-chip passives and Built-In-Self-Test (BIST) structures to drive down silicon area, wafer cost, bill of materials, and production-test expenses.
    Block Diagram -- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
  • Bluetooth Connectivity Platform
    • The Ceva-Waves Bluetooth platform comprises a comprehensive set of hardware IP, software modules, and radios from Ceva and third-party partners addressing a broad choice of processes and nodes, to implement highly efficient Bluetooth connectivity in SoCs.
    • The latest Bluetooth standards, both Bluetooth LE and dual-mode versions are supported, and an available add-in extends support to IEEE 802.15.4.
    Block Diagram -- Bluetooth Connectivity Platform
  • Sub-1GHz (699MHz-960MHz) fully integrated transceiver
    • The B40NLL_NBIOT_TRX is a sub-1GHz (699MHz-960MHz) fully integrated transceiver specially designed for Narrow-band IOT applications.
    • The device is comprised of RF frontend, Frac-N frequency synthesizer, LO chains, and analog baseband blocks.
    • The receive path (RX) has high dynamic range and sensitivity.
    Block Diagram -- Sub-1GHz (699MHz-960MHz) fully integrated transceiver
  • Bluetooth Low Energy IP
    • Brite provides a complete Bluetooth Low Energy (BLE) analog PHY. The RF is a high performance 2.4GHz ISM band wireless transceiver.
    • It integrates high sensitivity receivers, 5G PLL and high efficiency power amplifier, which can support 1Mbps GFSK modulation and demodulation, and can be combined with the Bluetooth smart baseband and controller to form a complete Bluetooth Smart solution.
    Block Diagram -- Bluetooth Low Energy IP
  • Bluetooth Low Energy 6.0 Scalable RF IP
    • The SB1001 Scalable RF Transceiver IP is designed to maximise Performance per μW across the full range of BLE applications, enabling active Receiver power consumption as low as 3mW for medical devices, whilst delivering up to +10dBm for Transmit when needed for industrial applications.
    • It is optimised for applications such as BLE, 802.15.4 (Zigbee, Matter) and proprietary standards operating at 2.4GHz.
    • It is optimised for applications such as BLE, 802.15.4 (Zigbee, Matter) and proprietary standards operating at 2.4GHz.
    Block Diagram -- Bluetooth Low Energy 6.0 Scalable RF IP
  • Bluetooth Low Energy Subsystem IP – v6.0
    • The SB1001-CM BLE 6.0 digital modem and baseband controller IP enables industry-leading, ultra-efficient, wireless SoCs for multiple connected applications.
    • Industry leading modem link budget for RF environment reliability and resilience, industry leading support for scalable numbers of connections and a Zephyr driver for ease of host integration
    Block Diagram -- Bluetooth Low Energy Subsystem IP – v6.0
  • Bluetooth Low Energy Subsystem IP
    • The BLE v6.0 Subsystem IP consists of an integrated Controller and Modem paired to a  proprietary RF on T22 ULL.
    • It is ideally suited to ASIC developers or fabless semiconductor companies who want to add BLE functionality without the hassle of dealing with multiple IP vendors or design groups.​
    Block Diagram -- Bluetooth Low Energy Subsystem IP
  • High bit rate Turbo Decoder core for 3GPP LTE/ LTE A
    • 3GPP LTE/ LTE A compliant
    • Implements decoder for requirements as defined in Section 5.1.3.2 of the specification
    Block Diagram -- High bit rate Turbo Decoder core for 3GPP LTE/ LTE A
  • Turbo Intel® FPGA IP
    • Forward-error correction (FEC) channel codes commonly improve the energy efficiency of wireless communication systems
    • Turbo codes are suitable for 3G and 4G mobile communications and satellite communications
    • You can use Turbo codes in other applications that require reliable information transfer over bandwidth- or latency-constrained communication links in the presence of data-corrupting noise. The 4G Turbo-V Intel® FPGA IP comprises a downlink and uplink accelerator for vRAN and includes the Turbo Intel® FPGA IP.
    Block Diagram -- Turbo Intel® FPGA IP
  • Polar Encoder / Decoder for 3GPP 5G NR
    • The patented polar encoding and decoding IP for the 3GPP New Radio uplink and downlink includes the entire processing chain, to provide quick and easy integration and minimize the amount of extra work needed.
    • The polar core uses PC- and CRC-aided SCL polar decoding techniques, in order to achieve compromise-free error correction performance.
    Block Diagram -- Polar Encoder / Decoder for 3GPP 5G NR
×
Semiconductor IP