IP Catalog > Multimedia IP > Video Post Processing IP

Video Post Processing IP

All offers in Video Post Processing IP
Filter
Filter

Login required.

Sign in

Search (7)
Compare 7 Video Post Processing IP from 3 vendors (1 - 7)
  • Warping Engine IP Core
    • TES Warping Engine is a specialized IP core for arbitrary high-performance re-mapping of bitmaps from memory to memory.
    • Applications are for example pre-warping for projection on head-up displays or fisheye-correction of camera images.
    • The IP core adapts to different bus interfaces like AMBA APB and AHB/AXI as well as the Altera Avalon bus interface at different bus width (e.g. 32, 64, 128 bits).
    Block Diagram -- Warping Engine IP Core
  • Deep Learning-based Video Super Resolution Accelerator IP
    • DeepField-SR is a fixed functional hardware accelerator IP for FPGA and ASIC, offering the highest computational efficiency for Video Super Resolution.
    • Based on proprietary AI models trained with real world video dataset and fusing spatio-temporal information in multiple frames, DeepField-SR produces superior high resolution video quality and upscales to fit lager displays.
    Block Diagram -- Deep Learning-based Video Super Resolution Accelerator IP
  • Perceptual Video Quality Optimization IP
    • Fully hardwired IP
    • High performance
    • Codec-agnostic
    • Frame based pre-processor
    Block Diagram -- Perceptual Video Quality Optimization IP
  • Warp Intel® FPGA IP
    • As a part of the Video and Vision Processing (VVP) Suite Intel® FPGA IP, the Warp Intel® FPGA IP provides a highly optimized solution for applying geometric corrections and arbitrary non-linear transformations to real-time video streams.
    Block Diagram -- Warp Intel® FPGA IP
  • Video and Vision Processing Suite
    • The Intel® FPGA Video and Vision Processing Suite is a collection of next-generation Intel® FPGA intellectual property (IP) functions that you can use to facilitate the development of custom video and image processing designs
    • These Intel® FPGA IP functions are suitable for use in a wide variety of image processing and display applications, such as studio broadcast, video conferencing, AV networking, medical imaging, industrial inspections and robotics, smart city/retail and consumer.
    Block Diagram -- Video and Vision Processing Suite
  • Video and Image Processing Suite
    • The Intel FPGA Video and Image Processing Suite is a collection of Intel FPGA intellectual property (IP) functions that you can use to facilitate the development of custom video and image processing designs
    • These Intel FPGA IP functions are suitable for use in a wide variety of image processing and display applications, such as studio broadcast, video conferencing, AV networking, medical imaging, smart city/retail, and consumer.
    Block Diagram -- Video and Image Processing Suite
  • Tone Mapping Operator (TMO) Intel® FPGA IP
    • As a part of the Video and Vision Processing (VVP) Suite Intel® FPGA IP, the Tone Mapping Operator (TMO) Intel® FPGA IP corrects poorly exposed images and video to reveal invisible details.
    Block Diagram -- Tone Mapping Operator (TMO) Intel® FPGA IP
×
Semiconductor IP