PCIe 7.0 IP
Filter
Compare
15
IP
from 3 vendors
(1
-
10)
-
PCIe 7.0 Controller with AXI
- Optimized for high-bandwidth efficiency at data rates up to 128 GT/s
- Scalable data path
- Advanced PIPE modes and port bifurcation
- Supports multiple virtual channels (VCs) in FLIT and non-FLIT modes
-
PCIe 7.0 PHY, TSMC N5 x4, North/South (vertical) poly orientation
- Supports the latest features of PCIe® 7.0 specification
- Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
- Unique DSP algorithms deliver more power efficiency across channels
- Patent-pending diagnostic features enable near zero link downtime
-
PCIe 7.0 PHY, TSMC N3P x4, North/South (vertical) poly orientation
- Supports the latest features of PCIe® 7.0 specification
- Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
- Unique DSP algorithms deliver more power efficiency across channels
- Patent-pending diagnostic features enable near zero link downtime
-
PCIe 7.0 PHY, TSMC N2P x4, North/South (vertical) poly orientation
- Supports the latest features of PCIe® 7.0 specification
- Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
- Unique DSP algorithms deliver more power efficiency across channels
- Patent-pending diagnostic features enable near zero link downtime
-
PCIe 7.0 PHY, TSMC Intel 18A x4, North/South (vertical) poly orientation
- Supports the latest features of PCIe® 7.0 specification
- Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
- Unique DSP algorithms deliver more power efficiency across channels
- Patent-pending diagnostic features enable near zero link downtime
-
PCIe 7.0 Switch
- Configurable from PCIe 7.0 x8/ PCIe6x16 @1GHz clock down to PCIe 5.0 x1
- Highly scalable with up to 31 configurable external or embedded endpoints
-
PCIe 7.0 Retimer Controller
- Supports PCIe 7.0 128 GT/s speeds at up to x16 lanes
- CXL 3.0 aware
-
PCIe 7.0 Controller
- Optimized for high-bandwidth efficiency at data rates up to 128 GT/s
- Separate native TX/RX data path separating posted/Non posted/
- completion traffic
-
PCIe 7.0 PHY in TSMC (N5, N3P)
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 7.0, encoding, backchannel initialization
- Lane margining at the receiver
- Spread-spectrum clocking (SSC)
-
PCIe 7.0 Integrity and Data Encryption (IDE) Security IP Module
- Full support of PCI Express 7.0 (64GT/s) IDE specification
- High-performance AES-GCM based packet encryption, decryption, authentication