IP Catalog > Peripheral IP > HDLC IP

HDLC IP

Welcome to the ultimate HDLC IP hub! Explore our vast directory of HDLC IP
All offers in HDLC IP
Filter
Filter
Search (9)
Compare 9 HDLC IP from 7 vendors (1 - 9)
  • HDLC & SDLC Protocol Controller
    • Controller for both the SDLC and HDLC (ISO 13239) transmission protocols
    • Flexible Frame Formatting
    • Flexible Serial Link Interface
    Block Diagram -- HDLC & SDLC Protocol Controller
  • Single Channel HDLC Controller
    • Single port synchronous serial line interface.
    • Flag/Abort Generation/Detection.
    • Zero Insertion/Deletion.
    • Non-octet alignment detection.
    Block Diagram -- Single Channel HDLC Controller
  • Used for controlling HDLC/SDLC transmission protocols
    • Two separate receiver and transmitter interfaces.
    • Two separate, configurable FIFO buffers for receiver and transmitter
    • Bit stuffing and unstuffing
    • Address recognition for receiver and address insertion for transmitter
    Block Diagram -- Used for controlling HDLC/SDLC transmission protocols
  • Single Channel HDLC Controller
    • Single Port Interface
    • Transparent Mode
    • Start- and Stopflag Generation/Detection
    • Frame Check Sequence Generation/Verification (CRC-16)
    Block Diagram -- Single Channel HDLC Controller
  • Enhanced Multiprotocol Serial Communication Controller
    • Rapid prototyping and time-to-market reduction
    • Design risk elimination
    • Development costs reduction
  • HDLC/SDLC controller
    • Two separate receiver and transmitter interfaces.
    • Two separate, configurable FIFO buffers for receiver and transmitter
    • Bit stuffing and unstuffing
    • Address recognition for receiver and address insertion for transmitter
  • FPGA Dual HDLC Serial Port
    • General Features:
    • HDLC Features:
  • Async/HDLC Serial Channel
    • Async mode with optional address and parity bit
    • HDLC mode with Flag generation, CRC and Abort capability
    • Digital PLL and data encode/decode
    • Four bytes of buffering for both receive and transmit
  • HDLC Framer
    • Best-in-Class size and performance, supports many thousands of channels.
    • Supports bit-synchronous and byte-synchronous HDLC.
    • Generates/Accepts data for multiple independent TDM HDLC streams. Generates/Removes flag characters to delineate HDLC frames.
    • Inserts/Removes HDLC bit or byte stuffing. Provides variable width data output.
×
Semiconductor IP