Memory Controller/PHY IP
Memory Interface IP cores support a wide range of memory types and standards, including DDR IP (Double Data Rate), GDDR IP (Graphics Double Data Rate), HBM IP (High Bandwidth Memory), and LPDDR IP (Low Power DDR), ensuring optimal performance in applications such as gaming, data centers, and mobile devices. NVM Express IP offers high-speed, low-latency storage interface for solid-state drives, while ONFI IP supports NAND flash memory communication. Additionally, SAS IP (Serial Attached SCSI) and SATA IP (Serial ATA) enable reliable, high-performance storage solutions, and SD/eMMC IP cores facilitate efficient data transfer for embedded systems.
All offers in
Memory Controller/PHY IP
Filter
Compare
1,357
Memory Controller/PHY IP
from 80 vendors
(1
-
10)
-
xSPI Multiple Bus Memory Controller
- SLL’s unified xSPI Multiple Bus Memory Controller IP supports the widest range of JEDEC xSPI and xSPI-like NOR Flash and PSRAM memories (JEDEC xSPI Profile 1.0 and 2.0, HyperBus 1.0, 2.0 and 3.0, OctaBus and Xccela Bus) that are available now from many memory vendors.
- JEDEC xSPI and xSPI-like memories offer good performance with lower hardware and power costs. Memory device variants offer up to 512 Mbit PSRAM, up to 2 Gigabit NOR Flash, up to 250 MHz DDR clock speeds, with x4, x8 and x16 data path widths, and a wide range of package options including 4mm x 4mm BGA49 and tiny WLCSP footprints. Some PRSAM devices are now also available with internal ECC.
-
SDRAM Controller DO-254 IP Core
- The SDRAM Controller implements a controller for Single Data Rate Synchronous Dynamic Random Access Memory (SDR SDRAM) devices as specified in the JEDEC Standard No. 21-C Page 3.11.5.1 Release 12.
- Single Data Rate SDRAM can accept one command and transfer one word of data per clock cycle.
-
CXL memory expansion
- Turn key solution: compression, compaction, memory management
- Automatic compressed memory tier
- Multi-instance support to match interface throughput
- Cache line granularity decompression for highest read performance (proprietary algorithm)
-
SATA PHY
- Serial ATA II Revision 2.6 compliant
- Gen1i, Gen1m, Gen2i, Gen2m compliant
- Gen1x, Gen2x compatible
- Initialization and power saving modes
-
SATA II v2.6 Host Controller
- The SATA II Host Controller implements an AHCI/Emulation interface that interfaces with SATA PHY using the SAPIS interface on one side and to an application on the other side using the VCI interface.
- The emulation interface is used to be backward compatible with existing software and supports both PIO and DMA modes of operation.
-
SATA II v2.6 Device Controller
- The SATA II Device Controller interfaces with SATA PHY using the SAPIS interface on one side and to an application on the other side using the VCI interface.
- It supports PIO, DMA, QDMA, and FPDMA modes of operation and supports NCQ using the FPDMA mode of operation. It also supports SATA power management features
-
PSRAM/RPC PHY & Controller
- The DDR IP Mixed-Signal MR PSRAM PHY and RPC PHY provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible PSRAM/RPC devices
- It is optimized for low-power and high-speed applications with robust timing and small silicon area
- The PSRAM PHY supports AP memory UHS/OPI PSRAM components on the market, and the RPC PHY supports ETRON components on the market
-
ONFI PHY & Controller
- The ONFI IP provides Turnkey solutions for IC requiring access to ONFI-compatible NAND Flash devices
- Optimized for low power and high-speed applications, it features robust timing and a compact silicon area
- It supports all ONFI NAND Flash components available on the market
-
MRDIMM DDR5 & DDR5/4 PHY & Controller
- The DDR IP Mixed-Signal MRDIMM DDR5 PHY and DDR5/4 Combo PHY provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible SDRAM or MRDIMM/ RDIMM/ LRDIMM/ UDIMM DDR5 devices
- It is optimized for low-power and high-speed applications with robust timing and small silicon area
- It supports all JEDEC DDR5/4 SDRAM components in the market
-
LPDDR5X/5/4X/4 PHY & Controller
- The DDR IP Mixed-Signal LPDDR5X/5/4X/4 Combo PHY provides turnkey physical interface solutions for ICs requiring access to JEDEC compatible SDRAM devices
- It is optimized for low-power and high-speed applications with robust timing and small silicon area
- It supports all JEDEC LPDDR5X/5/4X/4 SDRAM components in the market
- The PHY components contain DDR-specialized functional and utility high-performance I/Os, critical timing synchronization modules (TSM), and low power/jitter DLLs with programmable fine-grain control for any SDRAM interface