Post-Quantum Cryptography (PQC) IP core
Post-Quantum Cryptography (PQC) IP cores are hardware-based solutions designed to protect semiconductor devices and SoCs against threats from quantum computers. With the rapid advancement of quantum computing, traditional encryption methods like RSA and ECC may become vulnerable. PQC IP provides quantum-resistant cryptography, ensuring that sensitive data remains secure both today and in the future.
Integrating a PQC IP core allows chip designers and semiconductor companies to future-proof their products, meeting the growing demand for secure and compliant embedded systems.
What Is a Post-Quantum Cryptography IP Core?
A Post-Quantum Cryptography IP core is a pre-designed, pre-verified hardware block that implements quantum-resistant encryption algorithms. These algorithms are specifically engineered to withstand attacks from quantum computers while maintaining high performance, low latency, and low power consumption.
Common features of PQC IP cores include:
- Quantum-Resistant Encryption Algorithms: Lattice-based, hash-based, code-based, and multivariate cryptography.
- Secure Key Generation and Management: Hardware-based generation and storage of cryptographic keys.
- Authentication and Digital Signatures: Ensures integrity and non-repudiation for sensitive communications.
- Low-Power and High-Performance Implementation: Optimized for embedded systems, SoCs, and IoT devices.
PQC IP cores are fully verified for hardware integration, making them reliable for secure SoC and ASIC designs.
Related Articles
-
eFPGA – Hidden Engine of Tomorrow’s High-Frequency Trading Systems
-
Post-Quantum Cryptography: Why Open Source alone is Not Enough for Secure IP Deployment
-
How to design secure SoCs Part IV: Runtime Integrity Protection
-
Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
-
How to design secure SoCs, Part III: Secure Boot
Related Products
-
Highly-optimized PQC implementations, capable of running PQC in under 15kb RAM
-
Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
-
Agile PQC Public Key Accelerator
-
xQlave® PQC ML-DSA (Dilithium)
-
Highly configurable HW Lattice PQC ultra acceleration in AXI4 & PCIe systems
- Highly-optimized PQC implementations, capable of running PQC in under 15kb RAM
- Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
- Agile PQC Public Key Accelerator
- xQlave® PQC ML-DSA (Dilithium)
- Highly configurable HW Lattice PQC ultra acceleration in AXI4 & PCIe systems
See all 25 related products in the Catalog
Related News
-
EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
-
PUFsecurity, a subsidiary of eMemory, Achieves NIST CAVP Certification for PQC Algorithms, Launches PUFpqc Architecture for Quantum-Resilient SoCs
-
Post-Quantum Cryptography Coalition Unveils PQC Migration Roadmap
-
PQSecure Partners with Menta to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
-
Cryptomathic and PQShield form strategic alliance to offer PQC solutions for code signing and data protection in compliance with latest NIST and CNSA recommendations
The Pulse
- Tachyum Unveils 2nm Prodigy with 21x Higher AI Rack Performance than the Nvidia Rubin Ultra
- Innatera signs Joya as ODM customer, bringing neuromorphic edge AI into everyday connected products
- Arm’s DreamBig Acquisition Reignites In-house Chip Prospects
- Blaize Deploys Arteris NoC IP to Power Scalable, Energy-Efficient Edge AI Solutions
- United Micro Technology and Ceva Collaborate for 5G RedCap SoC to Accelerate Connected Vehicle Adoption
- FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
- CAST Reaches 200 CAN IP Core Customers
- Cadence Welcomes ChipStack
- PQShield and Keysight collaborate to validate robust security of quantum-safe cryptography
- GlobalFoundries Licenses GaN Technology from TSMC to Accelerate U.S.-Manufactured Power Portfolio for Datacenter, Industrial and Automotive Customers
- Quintauris and Nuclei Collaborate to Expand RISC-V Solutions
- Ceva, Inc. Announces Third Quarter 2025 Financial Results
- The Power of Shifting Left: Cadence Accelerating Innovation with Arm
- MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
- TSMC October 2025 Revenue Report