Multimedia IP

Multimedia IP cores are IP blocks used in the design of multimedia processing systems. These IP cores are typically developed to perform specific functions related to handling multimedia data, such as audio, video, graphics, and imaging. Multimedia IP cores can handle a variety of tasks, including:

  • Video Encoding/Decoding (Codec): IP cores that can compress or decompress video streams (e.g., H.264, HEVC, VP9).
  • Audio Encoding/Decoding: IP cores used to compress or decompress audio data (e.g., MP3, AAC).
  • Image Processing: IP cores for tasks like scaling, filtering, or converting images (e.g., resizing, color space conversion).
  • Graphics Processing: IP cores for rendering graphics, handling 2D or 3D graphics rendering, and processing graphic objects in video games, GUIs, or other visual applications.
  • Video Streaming: IP cores that manage real-time streaming of video data for playback or transmission.
  • Signal Processing: IP cores that process signals from sensors, cameras, microphones, etc., typically to filter, enhance, or interpret the data.
All offers in Multimedia IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 600 Multimedia IP from 87 vendors (1 - 10)
  • H.264 Decoder
    • Thes H.264 Decoder IP Core offers a high-efficiency video decoding solution tailored for a wide range of applications, including multimedia, surveillance, broadcast, and automotive systems.
    • Compliant with the ITU-T H.264/AVC standard, it enables real-time decoding of high-definition video streams while maintaining low latency and power consumption.
    Block Diagram -- H.264 Decoder
  • H.265 Decoder
    • The H.265 (HEVC – High Efficiency Video Coding) Decoder IP core delivers high-performance video decompression for next-generation visual applications, including broadcast, surveillance, automotive, and consumer electronics.
    • It supports real-time decoding of ultra-high-definition (UHD) video streams, up to 4K and 8K resolutions, while significantly reducing bandwidth and storage requirements without compromising video quality.
    Block Diagram -- H.265 Decoder
  • H.265 Encoder
    • The H.265 (HEVC – High Efficiency Video Coding) Encoder IP core enables efficient, high-quality video compression for applications requiring low bandwidth and high-resolution output, such as broadcasting, video conferencing, surveillance, automotive, and cloud-based video services.
    • It delivers real-time encoding of ultra-high-definition (UHD) content, significantly reducing storage and transmission demands while preserving visual fidelity.
    Block Diagram -- H.265 Encoder
  • H.264 Encoder
    • The H.264 Encoder IP Core delivers a high-performance video compression solution ideal for applications such as surveillance, broadcast, mobile, and automotive systems.
    • Fully compliant with the ITU-T H.264/AVC standard, it enables efficient encoding of video streams with excellent visual quality and reduced bandwidth requirements.
    Block Diagram -- H.264 Encoder
  • AV1 Video Encoder IP
    • ‘Pulsar-AV1’ is a fully hardwired AV1 video encoder IP that offers high computational and compression efficiency beyond customer-grade.
    Block Diagram -- AV1 Video Encoder IP
  • Deep Learning-based Video Super Resolution Accelerator IP
    • DeepField-SR is a fixed functional hardware accelerator IP for FPGA and ASIC, offering the highest computational efficiency for Video Super Resolution.
    • Based on proprietary AI models trained with real world video dataset and fusing spatio-temporal information in multiple frames, DeepField-SR produces superior high resolution video quality and upscales to fit lager displays.
    Block Diagram -- Deep Learning-based Video Super Resolution Accelerator IP
  • VMAF Video Quality Metric Accelerator IP
    • Fully hardwired IP
    • High performance
    • Supported Quality Metrics
    • Built-in Video Scaler
    Block Diagram -- VMAF Video Quality Metric Accelerator IP
  • Perceptual Video Quality Optimization IP
    • Fully hardwired IP
    • High performance
    • Codec-agnostic
    • Frame based pre-processor
    Block Diagram -- Perceptual Video Quality Optimization IP
  • LZ4/Snappy Data Decompressor
    • LZ4SNP-D is a custom hardware implementation of a lossless data decompression engine for the LZ4 and Snappy compression algorithms.
    • The core receives compressed files, automatically detects the LZ4 or Snappy format, and outputs the decompressed data.
    Block Diagram -- LZ4/Snappy Data Decompressor
  • JPEG encoder
    • Baseline JPEG compliant (ITU T.81), Motion JPEG
    • Up to 12 bits depth possible (default: 8 bit)
    • Super low latency (less than 1/10 of frame duration for rolling shutter cameras)
    • Lossy compression by default
    • Fully bit and cycle accurate co-simulation model available in Docker container
    Block Diagram -- JPEG encoder
×
Semiconductor IP