SD/eMMC IP
Welcome to the ultimate SD IP hub! Explore our vast directory of SD IP
All offers in
SD/eMMC IP
Filter
Compare
64
SD/eMMC IP
from
19
vendors
(1
-
10)
-
xSPI + eMMC Combo PHY IP
- This IP integrates both xSPI (Expanded Serial Peripheral Interface) and eMMC 5.1 PHY (Physical Layer) into a single unified solution, enabling support for two distinct memory protocols within the same IP.
- By combining the PHY layers for both interfaces, the design simplifies system integration, reduces area and pin count, and enhances design flexibility for SoCs that require both boot and high-speed storage functionality.
-
eMMC 5.1 HS400 PHY
- The eMMC5.1 PHY is a fully compliant PHY layer for JEDEC eMMC5.1 and eMMC5.1 JESD84-B50 specification. It is backward compatible with eMMC4.51 and earlier versions of the specifications.
- This allows the designers of the SoC to easily support the eMMC interface and optimize the performance and power while maintaining interoperability with eMMC 5.0 and eMMC 5.1 devices.
-
eMMC 5.1 Nex Bus Driver
- eMMC 5.1 Nex Bus Driver is a production-ready software stack for eMMC 5.1 Host Controller IP that is used to connect eMMC devices.
- The eMMC 5.1 stacks can also be used for validating a device during its development and integration life cycles thereby helping designers to reduce the time to market for their product.
-
eMMC 5.1 Device I/O Pad
- The eMMC 5.1 Device I/O is verified to be fully compliant I/O interface for JEDEC eMMC 5.1 when rectified and eMMC 5.0 JESD84-B50 specification. It is backward compliant with eMMC4.51 and earlier versions of the specifications.
- This allows the designers of the SoC to easily support the EMMC interface and optimize the performance and power while maintaining interoperability with eMMC 5.0 and eMMC 5.1 hosts.
-
SDIO/SD Memory/MMC Slave Controller
- Compatible with SD/SDIO specification 2.0 with 1 and 4 bit data transfer.
- Provides SD interface to peripheral or memory device through a simple address/data interface.
- Support SD, SPI and optional MMC bus protocol.
- Support for both standard capacity and high capacity (SDHC) memory cards.
-
SD 3.0/eMMC 4.5 Host Controller
- Host controller for SD and SDIO 3.0 with options to support eMMC 4.41 interface.
- Allows host CPU to access SD and MMC devices.
- Simple user interface optimized for on-chip bus connection.
- Choices of AHB, AXI, APB, PLB, Wishbone, Avalon, SH4 and generic user interface.
-
SD/SDIO 2.0 MMC Host Controller
- Host controller for SDIO, SD memory card, and MMC interface.
- Allows host CPU to access SD and MMC devices.
- Simple user interface optimized for on-chip bus connection.
- User interface supports 32-bit and 64-bit data.
-
eMMC/MMC Card Slave Controller
- Compatible with eMMC/MMC specification 4.41.
- Supports Dual Data Rate (DDR) data transfer.
- Enhanced MMC features including Boot, Sleep Mode, Reliable Write, Multiple Partitions and Security.
- Supports eMMC and Removable Card with option for SD 3.0 device support.
-
eMMC 4.5 Card Slave Controller
- Compatible with eMMC/MMC specification 4.5.
- Supports Dual Data Rate (DDR) data transfer.
- Enhanced MMC features including Boot, Sleep Mode, Reliable Write, Multiple Partitions and Security.
- Supports e2.MMC command set and HS200 mode for 200MByte/sec data rate.
-
SD/SDIO 3.0 Card Controller
- Compatible with SD/SDIO specification 3.0 with 1 and 4 bit data transfer.
- Option to support MMC 4.2 with 8-bit data width.
- Support SD, SPI and optional MMC bus protocol.
- Support standard capacity, high capacity (SDHC) and extended capacity (SDXC) memory cards.
