AI Processor IP Cores

AI Processor IP cores provide high-performance processing power for AI algorithms, enabling real-time data analysis, pattern recognition, and decision-making. Supporting popular AI frameworks, AI Processor IP cores are ideal for applications in edge computing, autonomous vehicles, robotics, and smart devices.

All offers in AI Processor IP Cores
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 78 AI Processor IP Cores from 39 vendors (1 - 10)
  • LLM AI IP Core
    • For sophisticated workloads, DeepTransformCore is optimized for language and vision applications.
    • Supporting both encoder and decoder transformer architectures with flexible DRAM configurations and FPGA compatibility, DeepTransformCore eliminates complex software integration burdens, empowering customers to rapidly develop custom AI SoC (System-on-chip) designs with unprecedented efficiency.
    Block Diagram -- LLM AI IP Core
  • CNN AI IP Core
    • DeepMentor has developed an AI IP that combines low-power and high-performance features with the RISC-V SOC.
    • This integration allows customers to quickly create unique AI SOC without worrying about software integration or system development issues.
    • DeepLogCore supports both RISC-V and ARM systems, enabling faster and more flexible development.
    Block Diagram -- CNN AI IP Core
  • Multi-core capable 64-bit RISC-V CPU with vector extensions
    • The SiFive® Intelligence™ X180 core IP products are designed to meet the increasing requirements of embedded IoT and AI at the far edge.
    • With this 64-bit version, X100 series IP delivers higher performance and better integration with larger memory systems.
    Block Diagram -- Multi-core capable 64-bit RISC-V CPU  with vector extensions
  • Multi-core capable 32-bit RISC-V CPU with vector extensions
    • The SiFive® Intelligence™ X160 core IP products are designed to meet the increasing requirements of embedded IoT and AI at the far edge.
    • With this 32-bit version, X100 series IP can be optimized for power efficiency and severely area-constrained applications.
    Block Diagram -- Multi-core capable 32-bit RISC-V CPU  with vector extensions
  • Multi-core capable RISC-V processor with vector extensions
    • The SiFive® Intelligence™ X280 Gen 2 is an 8-stage dual issue, in-order, superscalar design with wide vector processing (512 bit VLEN/256-bit DLEN).
    • It supports RISC-V Vectors v1.0 (RVV 1.0) and SiFive Intelligence Extensions to accelerate critical AI/ML operations.
    Block Diagram -- Multi-core capable RISC-V processor with vector extensions
  • Multi-core capable processor
    • The SiFive® Intelligence™ X288 is a multi-core capable processor extensively optimized to meet the harsh environmental and stringent reliability requirements of aerospace and defense applications.
    • The X288 features the powerful combination of a RISC-V 64-bit 8-stage dual-issue in-order scalar pipeline and a 512-bit vector length pipeline.
    Block Diagram -- Multi-core capable processor
  • Neuromorphic Processor IP
    • In-Memory Compute: Efficient analog MACs for AI workloads
    • Compact Footprint: 0.28 mm² including peripheral circuitry
    • Wishbone Interface: Easy integration with standard digital buses
    • Ready for Tapeout: Fully synthesized and foundry-compatible
    Block Diagram -- Neuromorphic Processor IP
  • Lowest Power and Cost End Point AI Accelerator
    • Up to 1 TOPS
    • Up to 1 MB Local Memory
    • RISC-V/Arm Cortex-M 32-bit CPU
    • 3 x AXI4, 128b (Host, CPU & Data)
    Block Diagram -- Lowest Power and Cost End Point AI Accelerator
  • Performance AI Accelerator for Edge Computing
    • Up to 16 TOPS
    • Up to 16 MB Local Memory
    • RISC-V/Arm Cortex-R or A 32-bit CPU
    • 3 x AXI4, 128b (Host, CPU & Data)
    Block Diagram -- Performance AI Accelerator for Edge Computing
  • Performance Efficiency AI Accelerator
    • Up to 6 TOPS
    • Up to 6 MB Local Memory
    • RISC-V/Arm Cortex-M or A 32-bit CPU
    • 3 x AXI4, 128b (Host, CPU & Data)
    Block Diagram -- Performance Efficiency AI Accelerator
×
Semiconductor IP