IP Catalog > Interface IP > MIPI IP

MIPI IP

MIPI IP cores enable seamless communication between processors, sensors, and peripherals in mobile, automotive, and consumer electronics applications. Two key components of MIPI IP cores are the MIPI Controller IP and MIPI PHY IP. The MIPI Controller IP manages the data transfer process, ensuring efficient and reliable communication between devices, while the MIPI PHY IP handles the physical layer of the interface, ensuring high-speed, noise-resistant signal transmission.

All offers in MIPI IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (819)
Compare 819 MIPI IP from 46 vendors (1 - 10)
  • MIPI M-PHY
    • The M-PHY implements MIPI M-PHY protocol V4.1
    • The M-PHY protocol specification is a part of a group of communication protocols defined by MIPI® Alliance standards intended for mobile system chip to chip communications
    • The M-PHY specification is specifically designed to be suitable for multiple protocols and for a wide range of applications
    Block Diagram -- MIPI M-PHY
  • MIPI D-PHY1.2 CSI/DSI TX and RX
    • The MIPI D-PHY + DSI/CSI Controller IP is a versatile solution designed for high-speed data transmission in mobile and multimedia applications
    • It supports MIPI D-PHY 2.0 standards
    • The IP features a compact design with built-in I/O and ESD protection, optimized for robust performance and low power consumption
    • It enables seamless connectivity with D-PHY based sensors, making it ideal for SoCs in consumer electronics, automotive, and IoT devices
    Block Diagram -- MIPI D-PHY1.2 CSI/DSI TX and RX
  • MIPI C/D-PHY CSI/DSI TX and RX
    • The MIPI C/D-PHY + DSI/CSI Controller IP is a versatile solution designed for high-speed data transmission in mobile and multimedia applications
    • It integrates C-PHY and D-PHY in a single IP core, supporting both MIPI C-PHY 1.1 and D-PHY 2.0 standards
    • The IP features a compact design with built-in I/O and ESD protection, optimized for robust performance and low power consumption
    Block Diagram -- MIPI C/D-PHY CSI/DSI TX and RX
  • MIPI I3C Master RISC-V based subsystem
    • RISC-V based MIPI I3C master interface has been developed to ease sensor system design architectures in mobile wireless products by providing a fast, low cost, low power, two-wire digital interface for sensors
    • All the basic functionalities of MIPI I3C master has been proved with Microsemi smart fusion 2 creative development board .In addition the MIPI I3C master supports for both AHB lite and APB Interface
    Block Diagram -- MIPI I3C Master RISC-V based subsystem
  • MIPI DSI DisplayTransmitter IP
    • MIPI DSI Transmitter IP is designed to transmit the data to the host processor
    • The MIPI DSI-2 provides the mobile industry a standard, robust, scalable, low-power, high-speed, cost-effective interface that supports a wide range of imaging solutions for mobile devices
    •  
    Block Diagram -- MIPI DSI DisplayTransmitter IP
  • Temperature Sensor
    • The TS5111 and TS5110 device incorporate thermal sensing capability which is controlled and read over two wire bus
    • These device operate on I2C and I3C two wire serial bus interface
    • The TS5 designed for Memory Module Applications
    • The TS5 device intended to operate up to 12.5 MHz on a I3C Basic Bus or up to 1 MHz on a I2C Bus
    • All TS5 devices respond to specific pre-defined device select code on the I2C/I3C Bus
    Block Diagram -- Temperature Sensor
  • ETSI SSP I3C Interface
    • The I3C interface for the communication of an Smart Secure Platform(SSP), as defined in ETSI using the Smart Secure Platform Common Layer (SCL) protocol
    • The use of the MIPI I3C Basic bus specification provides the ETSI SSP with a multitude of benefits, such as higher data rate, flexible and efficient information exchange, and strong integration of SSP in connected devices
    Block Diagram -- ETSI SSP I3C Interface
  • MIPI SPMI Target Controller

    • The System Power Management Interface is a two wire interface that connects the integrated power controller (PC) of a System-on-Chip (SoC) processor system with one or more Power Management Integrated Circuits(PMIC) voltage regulation systems

    Block Diagram -- MIPI SPMI Target Controller
  • MIPI SPMI HOST CONTROLLER

    • The System Power Management Interface is a two wire interface that connects the integrated power controller (PC) of a System-on-Chip (SoC) processor system with one or more Power Management Integrated Circuits(PMIC) voltage regulation systems

    Block Diagram -- MIPI SPMI HOST CONTROLLER
  • MIPI CSI -2 TRANSMITTER IP -V3
    • MIPI CSI-2 (Camera Serial Interface) Transmitter IP defines an interface between a peripheral device (camera) and host processor (application engine) for mobile applications
    • The MIPI CSI-2 Transmitter IP provides the mobile industry a standard, robust, scalable, low-power, high-speed, cost-effective interface that supports a wide range of imaging solutions for mobile devices
    Block Diagram -- MIPI CSI -2 TRANSMITTER IP -V3
×
Semiconductor IP