IP Catalog > Security IP > DPA and FIA Countermeasures IP

DPA and FIA Countermeasures IP

Differential power analysis (DPA) is the use of power monitoring techniques to discover and interpret the cryptographic mechanisms within a silicon device. DPA and FIA Countermeasures IP incorporate several countermeasures to make DPA attacks more difficult to execute.

All offers in DPA and FIA Countermeasures IP
Filter
Filter

Login required.

Sign in

Search (6)
Compare 6 DPA and FIA Countermeasures IP from 4 vendors (1 - 6)
  • Common Scrambling Algorithm IP core
    • The Helion DVB-CSA cores implement the ETSI specified Common Scrambling Algorithm (CSA) which is used to provide the conditional access mechanism for MPEG-2 video streams for use in Pay-TV systems adopted by Digital Video Broadcasting (DVB) consortium.
    • It has also been specified by the European Broadcasting Union (EBU) for use within Digital Satellite News Gathering (DSNG) applications, where it provides data security within the Basic Interoperable Scrambling System (BISS) Mode 1 and Mode E specifications.
    Block Diagram -- Common Scrambling Algorithm IP core
  • 3GPP KASUMI f8 and f9 cores
    • The Helion 3GPP KASUMI cores perform the f8 confidentiality and f9 integrity algorithms required to provide data security within the GSM/EDGE and UMTS mobile communication standards.
    • Both algorithms are based on the KASUMI 64-bit block cipher which uses a 128-bit key. The KASUMI algorithm was designed by the Security Algorithms Group of Experts (SAGE) within ETSI, and is an optimised version of the MISTY1 block cipher originally developed by Mitsubushi Electric Corporation of Japan. Within ETSI, the f8 and f9 algorithms are now known as UEA1 and UIA1 respectively.
    Block Diagram -- 3GPP KASUMI f8 and f9 cores
  • ARIA Crypto Engine
    • Supports a wide selection of programmable ciphering modes
    • Supports encryption & decryption
    • Supports 128-bit, 192-bit & 256-bit key sizes
    Block Diagram -- ARIA Crypto Engine
  • KASUMI Crypto Engine
    • ASIC and FPGA
    • ETSI specifications compliant
    • Supports:
    • Data interface: AMBA (AXI/AHB) with optional DMA
    Block Diagram -- KASUMI Crypto Engine
  • GOST (Kuznyechik Cipher) Core
    • Supports all cipher modes defined in NIST SP800-38A: ECB, CBC, CFB1, CFB8, CFB128, OFB and CTR.
  • DPA Resistant Software Library
    • Library implements a very high-security primitives for AES, ECC, RSA, and SHA
    • Supported platforms: ARM Cortex-A9, ARM7TDMI, and others
    • AES supports 128/192/256-bit encrypt and decrypt
    • ECC supports ECDSA/ECDH for NIST prime fields (192/256/384/521)
×
Semiconductor IP