IP Catalog > Memory Controller/PHY IP > SATA IP

SATA IP

Welcome to the ultimate SATA IP hub! Explore our vast directory of SATA IP cores.

SATA-IP IP cores are designed to handle SATA Protocol and communicate with SATA compliant device without need CPU/OS and External DDR memory. SATA storage is suitable for low cost and large storage capacity with easily scalable SATA Channel to support RAID system.

All offers in SATA IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (52)
Compare 52 SATA IP from 12 vendors (1 - 10)
  • SATA-II Host Controller Core
    • Fully compliant with the Serial ATA specification revision 2.6
    • Simple transaction interface with Host processor and DMA Engine
    • 32-bit internal data path
    • 8KB FIFO implemented by BlockRAM in both transmit and receive paths
    Block Diagram -- SATA-II Host Controller Core
  • Serial ATA (SATA) PHY Transceiver IP
    • SMS6000 is a fully integrated CMOS transceiver that handles the low level Serial ATA protocol and signaling.
    • It contains all necessary Clock synthesis, Clock Recovery, Serializer, Deserializer, Comma detect for 8B/10B encoded data and Frame alignment functionalities.
    Block Diagram -- Serial ATA (SATA) PHY Transceiver IP
  • SATA-IP core - File system management without CPU
    • SATA IP core compliant with the Serial ATA specification revision 3.0 and work on AMD UltraScale and 7-Series device.
    • This IP core provide link layer. Design Gateway provide transport layer and 150MHz GTX physical layer design for 6.0Gbps SATA-III interface as reference design.
    • It can connect with SATA-III HDD directly without external PHY chip.
    Block Diagram -- SATA-IP core - File system management without CPU
  • Serial ATA I/II Device Controller IP Core
    • The Serial ATA Device Controller IP Core provides an interface to high-speed serial link replacements for the parallel ATA attachment of mass storage devices.
    • The serial link employed is a high-speed differential layer that utilizes Gigabit technology and 8b/10b encoding.
    Block Diagram -- Serial ATA I/II Device Controller IP Core
  • Block Diagram -- SATA 3.0 Host Controller
  • SATA 3 Host Controller on ZYNQ
    • Compliant with Serial ATA III specification
    • Fully synchronous
    Block Diagram -- SATA 3 Host Controller on ZYNQ
  • SATA 3 Host Controller on ARRIA V FPGA
    • Compliant with Serial ATA III specification and signaling rate is 6Gbps and scalable 3Gbs
    • Fully synchronous
    Block Diagram -- SATA 3 Host Controller on ARRIA V FPGA
  • ZYNQ SATA 3 AHCI Host Controller with Linux Driver
    • Compliant with Serial ATA III specification and signaling rate is 6Gbs
    • Fully synchronous
    Block Diagram -- ZYNQ SATA 3 AHCI Host Controller with Linux Driver
  • Zynq SATA Storage Extension - Production Reference Design
    • Provides one single SATA I (1.5 Gbps), SATA II (3 Gbps) and SATA III (6 Gbps) host port.
    • Access one single SATA HDD or SATA SSD via a standard Linux block device interface and Linux filesystems.
    • Fully integrated and tested SATA I/II/III Host Controller IP Core.
    • Fully integrated and tested DMA Controller IP Core.
    Block Diagram -- Zynq SATA Storage Extension - Production Reference Design
  • SATA Controller IP Core
    • Data transfer speed is compliant with SATA 1.5-Gbps and 3.0-Gbps industry specifications
    • Both Host and Device modes are supported
    • Compact design with a resource usage of 1200 Slice LUTs
    • Synchronous design for easy integration
×
Semiconductor IP