Sign In
List IP
US - English
China - 简体中文
☰ Semiconductor IP
The Pulse
News
Articles
Blogs
Videos
Semi IP Hub Wiki
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
#
A
Adaptive Body Biasing (ABB)
ADAS
ADC IP
AI Accelerator IP Core
C
CAVP
Codec IP Core
D
Design reuse
E
EDA Agentic AI
eFPGA IP
F
Fault Injection Attack (FIA)
FDSOI
FPGA
G
GPU IP Core
L
LPDDR IP
N
NoC (Network-on-Chip) IP core
P
PLL IP
Post-Quantum Cryptography (PQC) IP core
PUF (Physical Unclonable Function) IP core
PVT Sensor IP
Q
Quantum computer
S
Semiconductor IP
Serdes IP
Side Channel Analysis (SCA)
Silicon IP
System on Chip (SoC)
T
Time Sensitive Networking (TSN) Ethernet IP
V
Verification IP (VIP)
#
112G
×
Semiconductor IP
Analog & Mixed Signal
Amplifiers & Comparators
Clocking & Timing
Data Converters
Filters
Photonics
Power Management
RF Analog
Sensors Monitors
Subsystems
Compute Acceleration
AI/ML Accelerators
CPU & Microcontrollers
Data Compression
DSP Math
eFPGA
Foundation Libraries
I/O Pad Libraries
Standard Cell Libraries
Graphics Vision
Display Controller
GPU
Image Conversion
ISP Image Signal Processor
Video Processing
Vision Subsystem
Interface Connectivity
Audio Interfaces
Chiplet / Die-To-Die
Control Low Speed
High-Speed Serial
Multimedia Interfaces
On-Chip Interconnect
PHY / Serdes
Memory Controllers
DDR
GDDR
HBM
LPDDR
NAND Flash
NOR Flash
Memory Libraries
Embedded Memories
Security
Cryptography
Interface Security
Key Management
Root Of Trust
Secure Processing
Side Channel Protection
System Peripheral
Boot Firmware Support
Clock Reset Controller
Debug Trace
DMA
Interrupt Controller
Monitoring
Power Management Controller
Reset Controller
Storage
System Controller
Timers & Watchdogs
Wireless
Bluetooth
Broadcast
Cellular
GNSS
IEEE 802.15.4
NFC
Sub-GHz ISM
UWB
Wi-Fi
MAIN MENU