The Pulse
-
下一代车规级IP核: 车载通信网络的演进与未来架构
2025-07-02T11:45:00+00:00
-
新思科技PCIe 6.x与博通PEX90000系列交换机于PCI-SIG DevCon 2025实现互操作性里程碑
2025-07-01T11:20:00+00:00
-
晟联科受邀出席台积电技术研讨会,高速接口IP组合及解决方案助推海量数据畅行
2025-07-01T08:04:00+00:00
-
瑞芯微 RK2118 集成 Cadence Tensilica HiFi 4 DSP 提供强大的音频处理
2025-06-30T12:24:00+00:00
-
芯来NA900汽车电子客户矽力杰与普华达成战略合作
2025-06-30T11:36:00+00:00
-
力旺NeoFuse於台積電N3P製程完成可靠度驗證,為先進AI與HPC晶片提供安全記憶體支援
2025-06-26T06:26:00+00:00
-
芯原推出经市场验证的ZSP5000视觉核心系列,扩展其面向边缘智能的数字信号处理器IP组合
2025-06-26T05:28:00+00:00
-
芯动科技荣获2025中国半导体市场最具影响力企业奖
2025-06-25T11:52:00+00:00
-
芯来科技发布UX1030H,全面支持RVA23
2025-06-24T11:43:00+00:00
-
智原推出最新SerDes IP持续布局联电22纳米IP解决方案
2025-06-24T08:36:00+00:00
-
Arteris推出全新Magillem Packaging解决方案应对IP模块与芯粒的硅设计复用挑战
2025-06-23T15:40:00+00:00
-
Enkl Sound 利用 Tensilica HiFi DSP 优化音频技术,缔造无与伦比的卓越音质
2025-06-23T12:04:00+00:00
-
SmartDV推出先进的H.264和H.265视频编码器和解码器IP
2025-06-23T07:19:00+00:00
-
Cadence UCIe IP 在 Samsung Foundry 的 5nm 汽车工艺上实现流片成功
2025-06-19T18:47:00+00:00
-
Arteris 推出升级版 Multi-Die 解决方案,加速 AI 驱动芯片创新
2025-06-17T18:13:00+00:00
-
新思科技携手英特尔共同推动基于18A和18A-P工艺的埃米级芯片设计
2025-06-17T08:43:00+00:00
-
新思科技与台积公司面向A16和N2P工艺推出已认证的EDA流程,携手开启埃米级设计时代
2025-06-17T07:06:00+00:00
-
万马齐奔智算芯片推动硅IP与芯片设计协同方法快速演进
2025-06-16T09:05:00+00:00
-
M31連續四年榮獲「公司治理評鑑」上櫃公司前5% 展現永續實踐與國際標竿決心
2025-06-13T10:43:00+00:00
-
IAR开发平台升级Arm和RISC-V开发工具链,加速现代嵌入式系统开发
2025-06-12T11:56:00+00:00
-
创飞芯130nm EEPROM IP 通过客户产品级考核,具备大规模商用条件
2025-06-11T08:24:00+00:00
-
边缘AI广泛应用推动并行计算崛起及创新GPU渗透率快速提升
2025-06-11T07:20:00+00:00
-
智原推出SoC开发平台FlashKit™-22RRAM 加速AI物联网应用设计
2025-06-10T08:43:00+00:00
-
IntoPIX 利用莱迪思低功耗FPGA上的TicoRAW 和JPEG XS加速汽车创新
2025-06-09T17:57:00+00:00
-
芯原AI-ISP芯片定制方案助力客户智能手机量产出货
2025-06-09T17:10:00+00:00
The Semiconductor IP Marketplace that puts you first
Semi IP Hub's mission is to provide you with a platform where you can find Silicon IP cores for your next project without being harassed by dozens of sellers.
Here, your contact details are not shared with third parties unless you request to be contacted by a supplier.
Spotlight
-
USB Full Speed Transceiver
- Exceeds USB 2.0 Full Speed specification.
- Trimmed pull up resistor.
- Enable / suspend feature.
- DPF and UFP options available.
-
UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
- UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
- Low latency controller for UCIe-based multi-die designs
- Includes Die-to-Die Adapter layer and Protocol layer
-
AVSBus v1.4.1 Verification IP
- The AVSBus Verification IP provides an effective and efficient way to verify the components interfacing with AVSBus interface of an IP and SOC.
- The AVSBus VIP is fully compliant to PMBus part III - AVSBus Specification version 1.4.1.
- The VIP is lightweight with an easy plug-and-play interface, so that there is no hit on the design cycle time.
-
Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- A 1.8V/3.3V flip-chip I/O library with ESD-immune GPIOs and integrated POC circuitry in TSMC FFC/FFC+.
- This library is a production-ready I/O library built on the TSMC 12nm process. The library features 1.8V to 3.3V GPIOs with programmable drive strength, hysteresis, and control logic.
-
DDR5 MRDIMM PHY and Controller
- The DDR5 12.8Gbps MRDIMM Gen2 PHY and controller memory IP system solutions double the performance of DDR5 DRAM.
- The DDDR5 12.8Gbps design and architecture address the need for greater memory bandwidth to accommodate unprecedented AI processing demands in enterprise and data center applications, including AI in the cloud.
-
RVA23, Multi-cluster, Hypervisor and Android
- 64-bit out-of-order 4 wide decode 13-stage CPU core with 128 reordering buffers and 8 functional pipelines
- Symmetric multiprocessing up to 8 cores
- Private L2 cache support
- Level-3 shared cache and coherence support
UCIe Controller IP View All
-
UCIe Die-to-Die Chiplet Controller
- High configurability and customizability
- Defines packets to communicate with a link partner using different AXI parameters
- Supports raw streaming modes
- Provides various Flit formats in UCIe v1.1 (filt format 2: 68B flit format, flit format 3/4: standard 256B flit format, and flit format 5/6: latency optimized 256B flit format)
-
UCIe PHY & D2D Adapter
- 32Gbps UCIe-Advanced (UCIe-A) & Standard (UCIe-S)
- UCIe v1.1 specification
-
UCIe Die-to-Die PHY
- High Bandwidth Density and Data Rates
- Package Configurability
- Energy Efficiency
- Fully Integrated Solution
PCIe 7.0 IP View All
-
PCIe 7.0 Controller with AXI
- Optimized for high-bandwidth efficiency at data rates up to 128 GT/s
- Separate native TX/RX data path separating posted/Non posted/completion traffic
- Handles up to 4 TLPs per cycle
- Advanced PIPE modes and port bifurcation
-
PCIe 7.0 PHY IP
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 7.0, encoding, backchannel initialization
- Lane margining at the receiver
-
PCIe 7.0 PHY in TSMC (N5, N3P)
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 7.0, encoding, backchannel initialization
- Lane margining at the receiver
- Spread-spectrum clocking (SSC)
AI IP View All
-
RISC-V CPU IP
- RISC-V RVA23 Compliant
- >18 SPECint2006/GHz
- 8-wide decode unit
- Advanced branch predictor
-
NPU IP for Embedded ML
- Fully programmable to efficiently execute Neural Networks, feature extraction, signal processing, audio and control code
- Scalable performance by design to meet wide range of use cases with MAC configurations with up to 64 int8 (native 128 of 4x8) MACs per cycle
- Future proof architecture that supports the most advanced ML data types and operators
-
Future-proof IP for training and inference with leading performance per watt and per dollar
- RISC-V-based AI IP development for enhanced training and inference.
- Silicon-proven solutions tailored for AI workload optimization.
- Energy-efficient performance with industry-leading Perf/W.
MIPI IP View All
-
MIPI C-PHY/D-PHY Combo CSI-2 RX+ IP (6.0Gsps/trio, 4.5Gbps/lane) in TSMC N6
- Dual mode PHY Supports MIPI Alliance Specification D-PHY v2.5 & C-PHY v2.0
- Consists of 1 Clock lane and 4 Data lanes in D-PHY mode
-
MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- Fully compliant to MIPI standard
- Small footprint
- Code validated with Spyglass
-
MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Compliant to MIPI Alliance Standard for D-PHY specification Version 2.1, 1.2, 1.1
- Supports standard PHY transceiver compliant to MIPI Specification
- Supports standard PPI interface compliant to MIPI Specification
- Supports synchronous transfer at high speed mode with a bit rate of 80-2500 Mb/s
RISC-V IP View All
-
32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32/64 Bit RISC-V core
- 5-stage pipeline
- In-order, Single issue
- Multicore Capable (up to 8 cores)
-
Dual-issue Linux-capable RISC-V core
- 64-bit RISC-V core
- RVA22 profile
- Linux capable
-
High-performance RISC-V CPU
- Fully compliant with the RVA23 RISC-V specification
- Comparable PPA to Arm Neoverse V3 / Cortex-X4
- Standard AMBA CHI.E coherent interface for SoC and chiplet integration
- Co-architected with Veyron E2 for seamless vector, AI acceleration, and big-little style heterogeneous compute configurations