The Pulse
-
Perceptia 正式发布基于格芯(GlobalFoundries)22FDX 平台的 pPLL05 设计套件
2025-07-30T19:35:00+00:00
-
赛昉科技联合合见工软实现国产一致性NoC IP与RISC-V核在大规模网络中的适配
2025-07-30T06:01:00+00:00
-
智原推出DDR/LPDDR通用物理层IP解决方案 适用于联电22ULP与14FFC工艺
2025-07-22T08:42:00+00:00
-
GUC 业界领先的 TSMC SoIC-X 专用 UCIe Face-up IP 完成投片
2025-07-21T08:23:00+00:00
-
新思科技完成对Ansys的收购
2025-07-17T13:13:00+00:00
-
新思科技赋能三星先进工艺,加速AI和Multi-Die设计创新
2025-07-15T11:22:00+00:00
-
新思科技收购Ansys交易已获全部所需批准
2025-07-15T01:22:00+00:00
-
芯动科技独家推出28nm/22nm LPDDR5/4 IP,为客户供应链安全保驾护航
2025-07-14T12:14:00+00:00
-
思尔芯超大容量S8-100,简化并加速开芯院香山昆明湖16核RISC-V+NOC验证
2025-07-14T06:07:00+00:00
-
SiPearl:完成由台湾 Cathay Venture、EIC Fund 和 France 2030 共同参与的 1.3 亿欧元 A 轮融资
2025-07-09T13:08:00+00:00
-
力旺電子旗下熵碼科技之後量子密碼學演算法通過美國 NIST CAVP 認證,PUFpqc 架構正式啟動全球量子安全新時代
2025-07-08T07:07:00+00:00
-
新思科技和 Ansys 就收购完成的预计时间发布更新
2025-07-07T06:10:00+00:00
-
下一代车规级IP核: 车载通信网络的演进与未来架构
2025-07-02T11:45:00+00:00
-
新思科技PCIe 6.x与博通PEX90000系列交换机于PCI-SIG DevCon 2025实现互操作性里程碑
2025-07-01T11:20:00+00:00
-
晟联科受邀出席台积电技术研讨会,高速接口IP组合及解决方案助推海量数据畅行
2025-07-01T08:04:00+00:00
-
瑞芯微 RK2118 集成 Cadence Tensilica HiFi 4 DSP 提供强大的音频处理
2025-06-30T12:24:00+00:00
-
芯来NA900汽车电子客户矽力杰与普华达成战略合作
2025-06-30T11:36:00+00:00
-
力旺NeoFuse於台積電N3P製程完成可靠度驗證,為先進AI與HPC晶片提供安全記憶體支援
2025-06-26T06:26:00+00:00
-
芯原推出经市场验证的ZSP5000视觉核心系列,扩展其面向边缘智能的数字信号处理器IP组合
2025-06-26T05:28:00+00:00
-
芯动科技荣获2025中国半导体市场最具影响力企业奖
2025-06-25T11:52:00+00:00
-
芯来科技发布UX1030H,全面支持RVA23
2025-06-24T11:43:00+00:00
-
智原推出最新SerDes IP持续布局联电22纳米IP解决方案
2025-06-24T08:36:00+00:00
-
Arteris推出全新Magillem Packaging解决方案应对IP模块与芯粒的硅设计复用挑战
2025-06-23T15:40:00+00:00
-
Enkl Sound 利用 Tensilica HiFi DSP 优化音频技术,缔造无与伦比的卓越音质
2025-06-23T12:04:00+00:00
-
SmartDV推出先进的H.264和H.265视频编码器和解码器IP
2025-06-23T07:19:00+00:00
The Semiconductor IP Marketplace that puts you first
Semi IP Hub's mission is to provide you with a platform where you can find Silicon IP cores for your next project without being harassed by dozens of sellers.
Here, your contact details are not shared with third parties unless you request to be contacted by a supplier.
Spotlight
-
Flash Memory LDPC Decoder IP Core
- Quasi cyclic (QC) – Algebraic constructed – LDPC Code
- Regular Parity Check Matrix
- Codeword length: 16 K
- Code rate 0.953
- No or very low error floor
- Parallel/Layered decoding
-
SLM Signal Integrity Monitor
- The SLM Signal Integrity Monitor (SIM) IP enables signal quality measurement for die-to-die interfaces. It can be implemented in silicon with minimal area overhead. It enables accurate measurement of silicon interconnects with real-time reporting for analytics.
- With the use of Monitor, Test and Repair (MTR), this real-time reporting enables structural lane monitoring, aging related degradation, and optional repair of failing lanes to maintain high-speed performance throughout the silicon lifecycle.
-
Digital PUF IP
- Generate unclonable 128 or 256-bit seeds with a compact, logic-based PUF that drops into any SoC.
- Digital PUF IP adds true hardware identity for secure boot, key generation, and device authentication with minimal silicon overhead.
-
Embedded USB2 (eUSB) Controller + PHY IP
- Compliant to Embedded USB2 Version2.0, Aug 2024
- Supports high-speed, full-speed, and low-speed operation.
- Meet low voltage requirement (1.0V – 1.2V)
- No change in existing USB2/USB3 Port
- Supports symmetric and asymmetric data rates
-
SD4.x UHSII
- Fully compliant with UHSII specification Ver. 4.x
- Bidirectional receiver/transmitter (2 channels) supporting both full and half duplex modes
- Supports data rates from 390Mbps to 1.56Gbps/ch
- RCLK frequency: 26 to 56MHz
- Built-in PLL and clock recovery
-
1.8V Capable GPIO on Samsung Foundry 4nm FinFET
- The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.
- Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.
UCIe Controller IP View All
-
UCIe Die-to-Die Chiplet Controller
- High configurability and customizability
- Defines packets to communicate with a link partner using different AXI parameters
- Supports raw streaming modes
- Provides various Flit formats in UCIe v1.1 (filt format 2: 68B flit format, flit format 3/4: standard 256B flit format, and flit format 5/6: latency optimized 256B flit format)
-
UCIe PHY & D2D Adapter
- 32Gbps UCIe-Advanced (UCIe-A) & Standard (UCIe-S)
- UCIe v1.1 specification
-
UCIe Die-to-Die PHY
- High Bandwidth Density and Data Rates
- Package Configurability
- Energy Efficiency
- Fully Integrated Solution
PCIe 7.0 IP View All
-
PCIe 7.0 Controller with AXI
- Optimized for high-bandwidth efficiency at data rates up to 128 GT/s
- Separate native TX/RX data path separating posted/Non posted/completion traffic
- Handles up to 4 TLPs per cycle
- Advanced PIPE modes and port bifurcation
-
PCIe 7.0 PHY IP
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 7.0, encoding, backchannel initialization
- Lane margining at the receiver
-
PCIe 7.0 PHY in TSMC (N5, N3P)
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 7.0, encoding, backchannel initialization
- Lane margining at the receiver
- Spread-spectrum clocking (SSC)
AI IP View All
-
RISC-V CPU IP
- RISC-V RVA23 Compliant
- >18 SPECint2006/GHz
- 8-wide decode unit
- Advanced branch predictor
-
NPU IP for Embedded ML
- Fully programmable to efficiently execute Neural Networks, feature extraction, signal processing, audio and control code
- Scalable performance by design to meet wide range of use cases with MAC configurations with up to 64 int8 (native 128 of 4x8) MACs per cycle
- Future proof architecture that supports the most advanced ML data types and operators
-
Future-proof IP for training and inference with leading performance per watt and per dollar
- RISC-V-based AI IP development for enhanced training and inference.
- Silicon-proven solutions tailored for AI workload optimization.
- Energy-efficient performance with industry-leading Perf/W.
MIPI IP View All
-
MIPI C-PHY/D-PHY Combo CSI-2 RX+ IP (6.0Gsps/trio, 4.5Gbps/lane) in TSMC N6
- Dual mode PHY Supports MIPI Alliance Specification D-PHY v2.5 & C-PHY v2.0
- Consists of 1 Clock lane and 4 Data lanes in D-PHY mode
-
MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- Fully compliant to MIPI standard
- Small footprint
- Code validated with Spyglass
-
MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Compliant to MIPI Alliance Standard for D-PHY specification Version 2.1, 1.2, 1.1
- Supports standard PHY transceiver compliant to MIPI Specification
- Supports standard PPI interface compliant to MIPI Specification
- Supports synchronous transfer at high speed mode with a bit rate of 80-2500 Mb/s
RISC-V IP View All
-
32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32/64 Bit RISC-V core
- 5-stage pipeline
- In-order, Single issue
- Multicore Capable (up to 8 cores)
-
Dual-issue Linux-capable RISC-V core
- 64-bit RISC-V core
- RVA22 profile
- Linux capable
-
High-performance RISC-V CPU
- Fully compliant with the RVA23 RISC-V specification
- Comparable PPA to Arm Neoverse V3 / Cortex-X4
- Standard AMBA CHI.E coherent interface for SoC and chiplet integration
- Co-architected with Veyron E2 for seamless vector, AI acceleration, and big-little style heterogeneous compute configurations