IP Catalog > Multimedia IP > Pixel Processing IP

Pixel Processing IP

All offers in Pixel Processing IP
Filter
Filter

Login required.

Sign in

Search (7)
Compare 7 Pixel Processing IP from 6 vendors (1 - 7)
  • Colour-Space Converter
    • The CSC IP Core is a fully pipelined colour-space converter that converts pixels between the RGB and YCbCr colour spaces.
    • In total, the IP Core package contains two distinct modules – one module that converts from 24-bit RGB to 30-bit 4:4:4 YCbCr and the other that performs the reciprocal operation from 4:4:4 YCbCr to RGB.
    Block Diagram -- Colour-Space Converter
  • Deep Learning-based Video Super Resolution Accelerator IP
    • DeepField-SR is a fixed functional hardware accelerator IP for FPGA and ASIC, offering the highest computational efficiency for Video Super Resolution.
    • Based on proprietary AI models trained with real world video dataset and fusing spatio-temporal information in multiple frames, DeepField-SR produces superior high resolution video quality and upscales to fit lager displays.
    Block Diagram -- Deep Learning-based Video Super Resolution Accelerator IP
  • High-efficiency, AI-based super resolution IP
    • The AI-SR series IPs offer super resolution solutions for enhancing video quality and pixel resolution, primarily used for post-processing or display applications.
    • Currently consisting of AISR1000 and AISR2000 IPs, this series enables generation or transfer of low-resolution sources for bandwidth reduction and performance improvement, while ensuring high-quality, high-resolution displays at the edge.
    Block Diagram -- High-efficiency, AI-based super resolution IP
  • Cost-efficiency, AI-based noise reduction IP
    • The AI-NR series IPs offer noise reduction solutions for optimizing image quality in low-light or complex lighting conditions.
    • Currently consisting of the AINR1000 and AINR2000 IPs, this series is capable of significantly reducing image noise while preserving rich picture details and color fidelity, providing superior performance for optimizing image quality in low-light or complex lighting conditions.
    • With dynamic noise processing technology, the AINR1000 efficiently handles not only static noise but also motion noise in video, ensuring clear and smooth visuals at all times.
    Block Diagram -- Cost-efficiency, AI-based noise reduction IP
  • Frame Rate Converter for 4K
    • TMC’s FRUC utilizes “MEMC” algorithm optimized by DMNA.
    • Extremely small generations of halo, judder, and artifact on the interpolating frames.
    • 2:2 pull down and 2:3 pull down detections are implemented.
    • Processing functions for motionless section, scrolling ticker, and screen edge are implemented.
    Block Diagram -- Frame Rate Converter for 4K
  • Graphic 2D Accelerator
    • The Graphic 2D Accelerator (G2D) is a specialized DMA dedicated to image manipulation.
  • Flexible Pixel Processor Video IP
    • The PP300 IP, is a flexible Pixel Processor that provides a wide range of processing functions.
    • The PP300 IP offers various system integration options by providing either memory or direct pixel interfaces for input/output pixels.
×
Semiconductor IP