IP Catalog > Multimedia IP

Multimedia IP

Multimedia IP cores are IP blocks used in the design of multimedia processing systems. These IP cores are typically developed to perform specific functions related to handling multimedia data, such as audio, video, graphics, and imaging. Multimedia IP cores can handle a variety of tasks, including:

  • Video Encoding/Decoding (Codec): IP cores that can compress or decompress video streams (e.g., H.264, HEVC, VP9).
  • Audio Encoding/Decoding: IP cores used to compress or decompress audio data (e.g., MP3, AAC).
  • Image Processing: IP cores for tasks like scaling, filtering, or converting images (e.g., resizing, color space conversion).
  • Graphics Processing: IP cores for rendering graphics, handling 2D or 3D graphics rendering, and processing graphic objects in video games, GUIs, or other visual applications.
  • Video Streaming: IP cores that manage real-time streaming of video data for playback or transmission.
  • Signal Processing: IP cores that process signals from sensors, cameras, microphones, etc., typically to filter, enhance, or interpret the data.
All offers in Multimedia IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (596)
Compare 596 Multimedia IP from 86 vendors (1 - 10)
  • Digital Video Anti-aliasing filter IP Core
    • The ALIAS_FILTER IP Core is a fully pipelined anti-aliasing filter for use in digital video applications.
    • The design implements a low pass filter response on the source video in order to alleviate problems such as jagged edges, stepped lines and Moiré interference patterns.
    • This is especially important when downscaling and upscaling video by large factors.
    Block Diagram -- Digital Video Anti-aliasing filter IP Core
  • Camera Link Interface
    • The Camera Link® IP Core is a high-speed LVDS transmitter / receiver pair that conforms to the standard Camera Link protocol originally developed by National Semiconductor Corp®.
    • The design is comprised of an independent transmitter and receiver that may be implemented separately or together as a single transceiver unit. The IP Core may be used in either the BASE, MEDIUM or FULL configurations as defined in the Camera Link specification.
    Block Diagram -- Camera Link Interface
  • HD Multi-window Video Processor IP Core
    • This brief specification describes the operation of the HD Multi-window Video Processor (evaluation) IP Core.
    • The IP Core is provided as a netlist in either EDIF, Verilog or VHDL formats.
    Block Diagram -- HD Multi-window Video Processor IP Core
  • Video Interlacer
    • The INTERLACER IP Core  is a fully pipelined video interlacer solution that converts any progressive video format into its interlaced equivalent.
    • The format of the input video is defined by the parameters pixels_per_line and lines_per_frame.
    • These values specify the size of one input frame of video in pixels and lines. Each interlaced output field will have half the number of lines as an input frame.
    Block Diagram -- Video Interlacer
  • Colour-Space Converter
    • The CSC IP Core is a fully pipelined colour-space converter that converts pixels between the RGB and YCbCr colour spaces.
    • In total, the IP Core package contains two distinct modules – one module that converts from 24-bit RGB to 30-bit 4:4:4 YCbCr and the other that performs the reciprocal operation from 4:4:4 YCbCr to RGB.
    Block Diagram -- Colour-Space Converter
  • Bayer to RGB Converter
    • BAYER_TO_RGB is a fully pipelined Bayer-mapped to RGB converter IP Core.
    • The IP Core may be used to process the raw pixels from an image sensor or Colour Filter Array (CFA).
    • These pixels are typically organized as a bayer pattern of discrete Red, Green and Blue values which must be interpolated to recover the original image - a process that is commonly known as de-mosaicing.
    Block Diagram -- Bayer to RGB Converter
  • High-Definition SMPTE Test Pattern Generator
    • The HD_SMPTE_TPG IP Core is a versatile test pattern generator capable of producing a range of test patterns in 20-bit 4:2:2 format.
    • The output stream format is compliant with the SMPTE standards 296M and 274M.
    • The module is ideal for use in the prototyping stages of digital video systems or as a known good reference source for standard 720p, 1080p or 1080i video.
    Block Diagram -- High-Definition SMPTE Test Pattern Generator
  • SMPTE Decoder with Colour-Space Converter
    • The HD_SMPTE_DECODER IP Core  is a digital video decoder with integrated colour-space converter.
    • It's function is to extract the valid pixels from a standard SMPTE video stream and convert them to 24-bit RGB pixels for subsequent processing.
    Block Diagram -- SMPTE Decoder with Colour-Space Converter
  • High-Definition SMPTE Encoder with Colour-Space Converter
    • The HD_SMPTE_ENCODER IP Core is a digital video encoder with integrated colour-space converter.
    • The encoder accepts 24-bit RGB pixels from sequential frames.
    • These pixels are then mapped to the YCbCr colour-space and formatted correctly into a SMPTE video output stream.
    Block Diagram -- High-Definition SMPTE Encoder with Colour-Space Converter
  • BT656 Test Pattern Generator
    • Test patterns as industry standard ITU-R BT.656
    • Supports PAL (576i) and NTSC (480i) formats
    • Choice of various test pattern outputs
    • All signals synchronous with pixel clock
    Block Diagram -- BT656 Test Pattern Generator
×
Semiconductor IP