IP Catalog > Memory Controller/PHY IP

Memory Controller/PHY IP

Memory Interface IP cores support a wide range of memory types and standards, including DDR IP (Double Data Rate), GDDR IP (Graphics Double Data Rate), HBM IP (High Bandwidth Memory), and LPDDR IP (Low Power DDR), ensuring optimal performance in applications such as gaming, data centers, and mobile devices. NVM Express IP offers high-speed, low-latency storage interface for solid-state drives, while ONFI IP supports NAND flash memory communication. Additionally, SAS IP (Serial Attached SCSI) and SATA IP (Serial ATA) enable reliable, high-performance storage solutions, and SD/eMMC IP cores facilitate efficient data transfer for embedded systems.

All offers in Memory Controller/PHY IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (1,350)
Compare 1,350 Memory Controller/PHY IP from 79 vendors (1 - 10)
  • DDR5 LRRDIMM Verification IP
    • Compliant to JEDEC DDR5 SDRAM Specification, Data Buffer & RCD Specification.
    • Supports connection to any DDR5 Memory Controller IP communicating with a JEDEC compliant DDR5 Memory Model.
    • Supports configurable SDRAM addressing of different sizes (x4, x8 and x16).
    • Available in all memory sizes up to 64 Gb.
    • Supports for all speed-grades/speed-bins.
    Block Diagram -- DDR5 LRRDIMM Verification IP
  • DDR5 RDIMM Verification IP
    • The DDR5 RDIMM Verification IP provides an effective & efficient way to verify the components interfacing with DDR5 RDIMM interface of an ASIC/FPGA or SoC.
    • The DDR5 RDIMM VIP is fully compliant with Standard DDR5 specification from JEDEC.
    • This VIP is a light weight with an easy plug-and-play interface so that there is no hit on the design time and the simulation time.
    Block Diagram -- DDR5 RDIMM Verification IP
  • HBM 4 Verification IP
    • The HBM4 Verification IP provides an effective & efficient way to verify the components interfacing with HBM interface of an ASIC/FPGA or SoC.
    • The HBM4 VIP is fully compliant with Standard HBM Version JESD270-4 specifications from JEDEC.
    • This VIP is a light weight VIP with easy plug-and-play interface so that there is no hit on the design time and the simulation time.
    Block Diagram -- HBM 4 Verification IP
  • LPDDR6 Verification IP
    • The LPDDR6 Verification IP provides an effective & efficient way to verify the LPDDR6 components of an IP or SoC.
    • The VIP is lightweight, featuring easy-to-use plug-and-play components, so there is no impact on the design cycle time.
    Block Diagram -- LPDDR6 Verification IP
  • DDR6 Verification IP
    • The DDR6 Verification IP provides an effective & efficient way to verify the components interfacing with DDR6 interface of an ASIC/FPGA or SoC.
    • The DDR6 VIP is fully compliant with Standard DDR6 specification from JEDEC.
    • This VIP is a light weight with an easy plug-and-play interface so that there is no hit on the design time and the simulation time.
    Block Diagram -- DDR6 Verification IP
  • NVMe Verification IP
    • The NVMe Verification IP (VIP) and Post-Silicon Validation Suite are based on the latest protocol standards (NVMe 1.2) from www.nvme.org. These are available from elnfochips for licensing with support and related services.
    Block Diagram -- NVMe Verification IP
  • DDR3 and DDR4 Controller and PHY on TSMC 12nm
    • This DDR3/4 IP combo solution presented, is meticulously designed for high performance and low power consumption, utilizing sophisticated architecture and advanced technology.
    • Fabricated in TSMC’s 12nm CMOS process, this solution includes both controller and PHY IPs, providing comprehensive support for DDR3 and DDR4 memory interfaces.
    Block Diagram -- DDR3 and DDR4 Controller and PHY on TSMC 12nm
  • DDR5 MRDIMM PHY and Controller
    • The DDR5 12.8Gbps MRDIMM Gen2 PHY and controller memory IP system solutions double the performance of DDR5 DRAM.
    • The DDDR5 12.8Gbps design and architecture address the need for greater memory bandwidth to accommodate unprecedented AI processing demands in enterprise and data center applications, including AI in the cloud.
    Block Diagram -- DDR5 MRDIMM PHY and Controller
  • HBM4E PHY and controller
    • Advanced clocking architecture minimizes clock jitter
    • DFI PHY Independent Mode for initialization and training
    • IEEE 1500 interface, memory BIST feature, and loop-back function
    • Supports lane repair
    Block Diagram -- HBM4E PHY and controller
  • NVMe 2.2 Verification IP
    • Compliant with the NVMe 2.2, 2, 1.4, 1.3, 1.2 specification.
    • Compliant with PCI Express Specifications 6.3 (64GT/s), 5.0 v1.0(32GT/s), 4.0 v1.0 (16GT/s), 3.0 (8GT/s), 2.0 (5GT/s) and 1.1 (2.5GT/s).
    • Compliant with PIPE Specification 6.2, 5.1, 4.4.1.
    • NVMe on top of Low Power, AXI, PCIe Gen6/5/4/3 management
    Block Diagram -- NVMe 2.2 Verification IP
×
Semiconductor IP