Cryptography IP

Welcome to the ultimate Crypto Accelerator IP hub! Explore our vast directory of Crypto Accelerator IP
All offers in Cryptography IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 338 Cryptography IP from 62 vendors (1 - 10)
  • RSA2-AHB Accelerator Core with AHB Interface
    • The core implements the exponentiation operation of the RSA cryptography Q = Pk.
    • The operands for the exponentiation: k and P as well as the modulus are programmed into the memory and the calculation is started.
    • Once the operation is complete, the result Q can be read through the AHB interface.
    Block Diagram -- RSA2-AHB Accelerator Core with AHB Interface
  • Scalable RSA and Elliptic Curve Accelerator
    • The core implements the exponentiation operation of the RSA cryptography Q = Pk.
    • The operands for the exponentiation: k and P as well as the modulus are programmed into the memory and the calculation is started.
    • Once the operation is complete, the result Q can be read through the interface.
    Block Diagram -- Scalable RSA and Elliptic Curve Accelerator
  • SHA1, SHA2 Cryptographic Hash Cores
    • Completely self-contained; does not require external memory
    • SHA1 supports SHA-1 per FIPS 180-1, SHA2-256 and SHA2-512 support SHA-2 per FIPS 180-2.
    • HMAC option is available with flow-through and microprocessor-friendly (-SK) interfaces for the key input.
    • Flow-through design; flexible data bus width
    Block Diagram -- SHA1, SHA2 Cryptographic Hash Cores
  • SNOW 3G Encryption Core
    • Keystream generation using the SNOW 3G Algorithm
    • High throughput: up to 7.5 Gbps in 65 nm process
    • Small size: from 7.5K ASIC gates
    • Satisfies ETSI SAGE SNOW 3G specification
    Block Diagram -- SNOW 3G Encryption Core
  • True Random and Pseudorandom Number Generator
    • Satisfies Federal Information Processing Standard (FIPS) Publication 140-2 Annex C (“approved” random number generator) from the US National Institute of Standards and Technology (NIST). Passes the requirements of the NIST SP 800-22.
    • High security (128 bit entropy; 256 version available)
    • Initial seed provided from internal entropy source
    • Automatic re-seeding
    Block Diagram -- True Random and Pseudorandom Number Generator
  • Cryptographically Secure Pseudo Random number Generator IP Core
    • Generates cryptographically secure pseudo-random numbers
    • Uses the CTR_DRBG algorithm per NIST publication SP800-90
    • Generates 128-bit data blocks with 8, 16, 32, 64 or 128-bit wide data interface
    • Provides security strength of 128,192 and 256 bits
    Block Diagram -- Cryptographically Secure Pseudo Random number Generator IP Core
  • NIST AES Key Wrap/Unwrap Core
    • Small size: AKW1 starts from less than 8,000 ASIC gates
    • Completely self-contained: does not require external memory
    • Supports both encryption (wrap) and decryption (unwrap). Encryption-only and decryption only versions available.
    • Includes AES key expansion
    Block Diagram -- NIST AES Key Wrap/Unwrap Core
  • Ultra-Compact Data Encryption Standard (DES/3DES) Core
    • Encrypts and decrypts using the DES / TDEA / Triple DES / 3DES Block Cipher Algorithm
    • High throughput: up to 3 Gbps at 750 MHz in 90 nm LV technology
    • Small size: from 3K ASIC gates for a triple DES core
    • Satisfies FIPS 46-3 from the US National Institute of Standards and Technology (NIST)
    Block Diagram -- Ultra-Compact Data Encryption Standard (DES/3DES) Core
  • Ultra-Compact Advanced Encryption Standard (AES, FIPS-197) Core
    • Encrypts using the AES Rijndael Block Cipher Algorithm.
    • Satisfies Federal Information Processing Standard (FIPS) Publication 197 from the US National Institute of Standards and Technology (NIST). FIPS-197 validated (AESAVS).
    • Processes 128-bit data blocks with 8, 16 or 32-bit data interface
    • Employs key sizes of 128 bits (AES128), 192, or 256 bits (AES256)
    Block Diagram -- Ultra-Compact Advanced Encryption Standard (AES, FIPS-197) Core
  • 802.15.3 CCM AES Core
    • Small size: From 9,500 ASIC gates at 802.15.3 data Speeds.
    • High data rate: up to 8 Gbps for IEEE 802.15.3c / ECMA-387 (TC 48) / IEEE 802.11ad 60 GHz PHY
    • Completely self-contained: does not require external memory
    • Includes encryption, decryption, key expansion and data interface
    Block Diagram -- 802.15.3 CCM AES Core
×
Semiconductor IP