IP Catalog > Security IP > Other

Other

All offers in Other
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (52)
Compare 52 Other from 23 vendors (1 - 10)
  • Centralised Real Time Processor IP Core
    • CryptOne programmed algorithms:
    • Constant time modular exponentiation
    • Constant time, parallel modular exponentiation CRT
    • Constant time ECDSA sign/verify
    Block Diagram -- Centralised Real Time Processor IP Core
  • Hardware Security Module
    • GRHSM is an isolated system-on-chip (SoC) that can be used as a subsystem in a larger SoC design to implement a hardware security module or otherwise provide security functions to the larger system.
    • Use cases include crypto key storage, boot authentication, supervision, and offloading of cryptographic functions.
    Block Diagram -- Hardware Security Module
  • LZRW3 Data Compression Core
    • The Helion LZRW3 core implements the LZRW3 data compression algorithm in Altera FPGA without the need for external memory storage.
    • It is capable of handling data throughputs in excess of 1 Gigabit/sec, and is ideal for use for improving system performance and efficiency in data communications, networking and data storage applications.
    Block Diagram -- LZRW3 Data Compression Core
  • Blockchain Hardware Accelerator
    • Wide variety of ECC curves supported (Weierstrass, Edwards, Montgomery, Twisted-Edwards, …)
    • Ideal for FPGA/ASIC integration
    Block Diagram -- Blockchain Hardware Accelerator
  • Hardware Security Module (HSM) for Automotive
    • Secure key provisioning
    • Secure key storage
    • Secure counter
    • Flexible anti-tampering
    Block Diagram -- Hardware Security Module (HSM) for Automotive
  • Intrusion Detection System (IDS)
    • Part of a global threat detection, analysis and response solution form Chip-to-Cloud relying on Securyzr™ iSSP (integrated Security Services Platform).
    • Compliance with standard and Regulation.
    Block Diagram -- Intrusion Detection System (IDS)
  • nQrux™ Confidential Computing Engine (CCE)
    • Complete physical isolation of code & data
    • Secure code & data transmission with TLS 1.3 Quantum-safe crypto option
    Block Diagram -- nQrux™ Confidential Computing Engine (CCE)
  • Anti-Counterfeiting Digital IP - Self-aware and Anti-bypass
    • Texplained’s countermeasure is schematically composed of two main blocs:
    • 1. The Detection Module detects the attack « on the fly »
    • => Its checks the execution flow of the software to detect if a Hardware attack is in progress
    • 2. The Defense Module reacts to the attack by preventing the striker to obtain the code in the NVW
    Block Diagram -- Anti-Counterfeiting Digital IP - Self-aware and Anti-bypass
  • FPGA Lock IP
    • The FPGA Lock is a small FPGA IP core that uses the $0.52 Microchip ATSHA204A hardened crypto authentication IC and one FPGA pin to lock down FPGAs and hardwareto stop IP theft and prevent CEM hardware counterfeiting.
    • It can also be used to guarantee hardware integrity in Military/Defence or Medical applications.
    Block Diagram -- FPGA Lock IP
  • CPU-less TLS1.3 Offload IP core for FPGA Acceleration
    • TLS1.3 IP (Transport Layer Security IP) is the CPU-less & High-performance TLS v1.3 protocol engine for FPGA Acceleration with no CPU and external memory required.
    • Providing maximum Gigabit Ethernet throughput for highly secure data transmission over 1G/10G/25G/100G network. Protect your valuable data from potential security breaches by using TLS secure transmission now
    Block Diagram -- CPU-less TLS1.3 Offload IP core for FPGA Acceleration
×
Semiconductor IP