Other
All offers in
Other
Filter
Compare
52
Other
from
23
vendors
(1
-
10)
-
Ultra-Compact 3GPP Cipher Core
- Keystream generation using the ZUC Algorithm version 1.6 (ZUC-2011)
- High throughput: up to 40 Gbps in 65 nm process, 10 Gbps in Altera Stratix III
- Small size: from 7.5K ASIC gates
- Satisfies ETSI SAGE ZUC and EAE3/EIA3 specifications
-
Centralised Real Time Processor IP Core
- CryptOne programmed algorithms:
- Constant time modular exponentiation
- Constant time, parallel modular exponentiation CRT
- Constant time ECDSA sign/verify
-
Hardware Security Module
- GRHSM is an isolated system-on-chip (SoC) that can be used as a subsystem in a larger SoC design to implement a hardware security module or otherwise provide security functions to the larger system.
- Use cases include crypto key storage, boot authentication, supervision, and offloading of cryptographic functions.
-
LZRW3 Data Compression Core
- The Helion LZRW3 core implements the LZRW3 data compression algorithm in Altera FPGA without the need for external memory storage.
- It is capable of handling data throughputs in excess of 1 Gigabit/sec, and is ideal for use for improving system performance and efficiency in data communications, networking and data storage applications.
-
Blockchain Hardware Accelerator
- Wide variety of ECC curves supported (Weierstrass, Edwards, Montgomery, Twisted-Edwards, …)
- Ideal for FPGA/ASIC integration
-
Hardware Security Module (HSM) for Automotive
- Secure key provisioning
- Secure key storage
- Secure counter
- Flexible anti-tampering
-
Intrusion Detection System (IDS)
- Part of a global threat detection, analysis and response solution form Chip-to-Cloud relying on Securyzr™ iSSP (integrated Security Services Platform).
- Compliance with standard and Regulation.
-
nQrux™ Confidential Computing Engine (CCE)
- Complete physical isolation of code & data
- Secure code & data transmission with TLS 1.3 Quantum-safe crypto option
-
Anti-Counterfeiting Digital IP - Self-aware and Anti-bypass
- Texplained’s countermeasure is schematically composed of two main blocs:
- 1. The Detection Module detects the attack « on the fly »
- => Its checks the execution flow of the software to detect if a Hardware attack is in progress
- 2. The Defense Module reacts to the attack by preventing the striker to obtain the code in the NVW
-
FPGA Lock IP
- The FPGA Lock is a small FPGA IP core that uses the $0.52 Microchip ATSHA204A hardened crypto authentication IC and one FPGA pin to lock down FPGAs and hardwareto stop IP theft and prevent CEM hardware counterfeiting.
- It can also be used to guarantee hardware integrity in Military/Defence or Medical applications.
