IP Catalog > Interface IP Cores > USB IP

USB IP

Welcome to the ultimate USB IP hub! Explore our vast directory of USB IP
All offers in USB IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (708)
Compare 708 USB IP from 48 vendors (1 - 10)
  • Verification IP for USB
    • Avery VIP for USB is a comprehensive solution for verification of USB-based designs ranging from the USB 2.0, 3.x, and 4.0 standards, including xHCI host controllers and USB mass storage class standards for UAS and BOT.
    • USB VIP allows users to verify their designs by developing custom tests at several levels of abstraction.
    Block Diagram -- Verification IP for USB
  • USB 3.0 xHCI Driver software
    • Compliant with eXtensible Host Controller Interface for USB 3.0 version 0.9
    • Portability in choice of OS, processors and hardware
    • Easy-to-use interface for applications
    • Fully documented generic device operation API
    Block Diagram -- USB 3.0 xHCI Driver software
  • USB 3.0 SSIC Adapter
    • Compliant with SSIC specification 1.0
    • Compliant with MIPI-MPHY (Type-1) specification Rev 3.0-r.03
    • Interfaces to the USB3 Device/Host controller via the standard PIPE3 interface at 8/16/32-bit data widths
    Block Diagram -- USB 3.0 SSIC Adapter
  • USB 3.0 Device Upgrade IP Core
    • The USB 3.0 Device Upgrade provides a dedicated dual simplex, routable packet architecture for USB3.0 packet transfers, with a disable option for power savings.
    • The USB 3.0 Upgrade IP supports all power management features as well as a dedicated link manager for each downstream port for increased efficiency.
    Block Diagram -- USB 3.0 Device Upgrade IP Core
  • USB 3.0 Device
    • USB 3.0 Compliance
    • SuperSpeed: 5 Gbit/s
    • Hish Speed: 480Mbit/s
    • Full Speed: 12Mbit/s
    • 8/16/32 bit USB 3.0 PIPE interface
    Block Diagram -- USB 3.0 Device
  • USB 2.0 PHY IP core
    • Complies with USB specifications, rev. 2.0 and 1.1
    • Complies with UTMI+ specification, level 3, rev. 1.0
    • Supports 480Mb/s (HS), 12Mb/s (FS) and 1.5MB/s (LS) serial data transmission rates
    • Supports 8-bit unidirectional Parallel Interface Engine (PIE) bus for HS, FS and LS modes, and Serial Interface Engine (SIE) for FS and LS modes
    Block Diagram -- USB 2.0 PHY IP core
  • USB 2.0 OTG Dual Role Device (DRD) Controller
    • Compliant with OTG Supplement Rev. 1.0a
    • USB 2.0 Compliant
    • Supports 480 Mbit/s (HS), 12 Mbit/s (FS), and 1.5 Mbit/s (LS)
    • Supports Session Request Protocol (SRP) and Host Negotiation Protocol (HNP)
    Block Diagram -- USB 2.0 OTG Dual Role Device (DRD) Controller
  • USB 2.0 OTG IP Core
    • High speed support: 480 Mbit/s
    • Full speed support: 12 Mbit/s
    • USB 2.0 Compliant
    • High/Full speed support using 8/16 bit UTMI/ULPI interface
    Block Diagram -- USB 2.0 OTG IP Core
  • USB 2.0 Hub IP Core
    • The USB 2.0 Hub IP core is a USB 2.0 specification compliant hub core that supports 480 Mbit/s in High Speed (HS) mode, 12 Mbit/s in Full Speed (FS) mode, and 1.5 Mbit/s in Low Speed (LS) mode.
    • The USB 2.0 Hub IP core consists of the Hub Controller, Hub Repeater, Transaction Translators, Routing Logic, and Downstream Ports.
    Block Diagram -- USB 2.0 Hub IP Core
  • USB 2.0 Host IP Core
    • The USB 2.0 Host IP is a USB 2.0 specification compliant host IP core with an optional AHB, PCI, or custom host interface.
    • The USB 2.0 Host IP supports 480 Mbit/s in High Speed (HS) mode. 12 Mbit/s in Full Speed (FS) mode, and 1.5 Mbit/s in Low Speed (LS) mode.
    Block Diagram -- USB 2.0 Host IP Core
×
Semiconductor IP