The Pulse
-
力旺NeoFuse於台積電N3P製程完成可靠度驗證,為先進AI與HPC晶片提供安全記憶體支援
2025-06-26T06:26:00+00:00
-
芯原推出经市场验证的ZSP5000视觉核心系列,扩展其面向边缘智能的数字信号处理器IP组合
2025-06-26T05:28:00+00:00
-
芯动科技荣获2025中国半导体市场最具影响力企业奖
2025-06-25T11:52:00+00:00
-
智原推出最新SerDes IP持续布局联电22纳米IP解决方案
2025-06-24T08:36:00+00:00
-
芯来科技发布UX1030H,全面支持RVA23
2025-06-24T05:56:00+00:00
-
Arteris推出全新Magillem Packaging解决方案应对IP模块与芯粒的硅设计复用挑战
2025-06-23T15:40:00+00:00
-
Enkl Sound 利用 Tensilica HiFi DSP 优化音频技术,缔造无与伦比的卓越音质
2025-06-23T12:04:00+00:00
-
SmartDV推出先进的H.264和H.265视频编码器和解码器IP
2025-06-23T07:19:00+00:00
-
Cadence UCIe IP 在 Samsung Foundry 的 5nm 汽车工艺上实现流片成功
2025-06-19T18:47:00+00:00
-
Arteris 推出升级版 Multi-Die 解决方案,加速 AI 驱动芯片创新
2025-06-17T18:13:00+00:00
-
新思科技携手英特尔共同推动基于18A和18A-P工艺的埃米级芯片设计
2025-06-17T08:43:00+00:00
-
新思科技与台积公司面向A16和N2P工艺推出已认证的EDA流程,携手开启埃米级设计时代
2025-06-17T07:06:00+00:00
-
万马齐奔智算芯片推动硅IP与芯片设计协同方法快速演进
2025-06-16T09:05:00+00:00
-
M31連續四年榮獲「公司治理評鑑」上櫃公司前5% 展現永續實踐與國際標竿決心
2025-06-13T10:43:00+00:00
-
IAR开发平台升级Arm和RISC-V开发工具链,加速现代嵌入式系统开发
2025-06-12T11:56:00+00:00
-
创飞芯130nm EEPROM IP 通过客户产品级考核,具备大规模商用条件
2025-06-11T08:24:00+00:00
-
边缘AI广泛应用推动并行计算崛起及创新GPU渗透率快速提升
2025-06-11T07:20:00+00:00
-
智原推出SoC开发平台FlashKit™-22RRAM 加速AI物联网应用设计
2025-06-10T08:43:00+00:00
-
IntoPIX 利用莱迪思低功耗FPGA上的TicoRAW 和JPEG XS加速汽车创新
2025-06-09T17:57:00+00:00
-
芯原AI-ISP芯片定制方案助力客户智能手机量产出货
2025-06-09T17:10:00+00:00
-
芯原超低能耗NPU可为移动端大语言模型推理提供超40 TOPS算力
2025-06-09T17:03:00+00:00
-
芯原可扩展的高性能GPGPU-AI计算IP赋能汽车与边缘服务器AI解决方案
2025-06-09T16:44:00+00:00
-
Andes Technology Unveils AndesAIRE™ AnDLA™ I370: A Next-Generation Deep Learning Accelerator for Edge and Endpoint AI
2025-06-09T04:32:00+00:00
-
IntoPIX 推出全新Titanium 软件套件:以速度、质量和互操作性支持IP 工作流程
2025-06-06T06:14:00+00:00
-
思尔芯携手Andes晶心科技,加速先进RISC-V 芯片开发
2025-06-05T10:48:00+00:00
The Semiconductor IP Marketplace that puts you first
Semi IP Hub's mission is to provide you with a platform where you can find Silicon IP cores for your next project without being harassed by dozens of sellers.
Here, your contact details are not shared with third parties unless you request to be contacted by a supplier.
Spotlight
-
HBM4E PHY and controller
- Advanced clocking architecture minimizes clock jitter
- DFI PHY Independent Mode for initialization and training
- IEEE 1500 interface, memory BIST feature, and loop-back function
- Supports lane repair
-
LZ4/Snappy Data Compressor
- LZ4SNP-C is a custom hardware implementation of a lossless data compression engine that complies with the LZ4 and Snappy compression standards.
- The core receives uncompressed input files and produces compressed files. No post-processing of the compressed files is required, as the core encapsulates the compressed data payload with the proper headers and footers.
-
ARC Functional Safety Software
- The functional safety (FuSa) software components in conjunction with Synopsys’ ASIL certified MetaWare Development Tools for Safety and industry leading ARC® FS processors provide comprehensive ASIL compliant solutions which dramatically reduce customers’ risk and SoC certification effort.
-
NFC wireless interface supporting ISO14443 A and B on SMIC 180nm
- The IP block provides the physical layer implementation of ISO 14443 interface. In particular, it includes the necessary functional devices for receiving data on the connected antenna, for the response load modulation, received and transmitted data (de)framing and parallel interface to external CPU.
- This IP also can be used for adding NFC functionality to mobile devices and other applications to perform high-level RFID protocol tasks.
-
64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- 2 different packages with or without vector: AX46MPV, AX46MP
- in-order dual-issue 8-stage CPU core with up to 2048-bit VLEN
- Symmetric multiprocessing up to 16 cores
- Private Level-2 cache
- Shared L3 cache and coherence support
-
NPU IP Core for Mobile
- Origin Evolution™ for Mobile offers out-of-the-box compatibility with popular LLM and CNN networks. Attention-based processing optimization and advanced memory management ensure optimal AI performance across a variety of today’s standard and emerging neural networks.
- Featuring a hardware and software co-designed architecture, Origin Evolution for Mobile scales to 64 TFLOPS in a single core.
UCIe Controller IP View All
-
UCIe Die-to-Die Chiplet Controller
- High configurability and customizability
- Defines packets to communicate with a link partner using different AXI parameters
- Supports raw streaming modes
- Provides various Flit formats in UCIe v1.1 (filt format 2: 68B flit format, flit format 3/4: standard 256B flit format, and flit format 5/6: latency optimized 256B flit format)
-
UCIe PHY & D2D Adapter
- 32Gbps UCIe-Advanced (UCIe-A) & Standard (UCIe-S)
- UCIe v1.1 specification
-
UCIe Die-to-Die PHY
- High Bandwidth Density and Data Rates
- Package Configurability
- Energy Efficiency
- Fully Integrated Solution
PCIe 7.0 IP View All
-
PCIe 7.0 Controller with AXI
- Optimized for high-bandwidth efficiency at data rates up to 128 GT/s
- Separate native TX/RX data path separating posted/Non posted/completion traffic
- Handles up to 4 TLPs per cycle
- Advanced PIPE modes and port bifurcation
-
PCIe 7.0 PHY IP
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 7.0, encoding, backchannel initialization
- Lane margining at the receiver
-
PCIe 7.0 PHY in TSMC (N5, N3P)
- Physical Coding Sublayer (PCS) block with PIPE interface
- Supports PCIe 7.0, encoding, backchannel initialization
- Lane margining at the receiver
- Spread-spectrum clocking (SSC)
AI IP View All
-
RISC-V CPU IP
- RISC-V RVA23 Compliant
- >18 SPECint2006/GHz
- 8-wide decode unit
- Advanced branch predictor
-
NPU IP for Embedded ML
- Fully programmable to efficiently execute Neural Networks, feature extraction, signal processing, audio and control code
- Scalable performance by design to meet wide range of use cases with MAC configurations with up to 64 int8 (native 128 of 4x8) MACs per cycle
- Future proof architecture that supports the most advanced ML data types and operators
-
Future-proof IP for training and inference with leading performance per watt and per dollar
- RISC-V-based AI IP development for enhanced training and inference.
- Silicon-proven solutions tailored for AI workload optimization.
- Energy-efficient performance with industry-leading Perf/W.
MIPI IP View All
-
MIPI C-PHY/D-PHY Combo CSI-2 RX+ IP (6.0Gsps/trio, 4.5Gbps/lane) in TSMC N6
- Dual mode PHY Supports MIPI Alliance Specification D-PHY v2.5 & C-PHY v2.0
- Consists of 1 Clock lane and 4 Data lanes in D-PHY mode
-
MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- Fully compliant to MIPI standard
- Small footprint
- Code validated with Spyglass
-
MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Compliant to MIPI Alliance Standard for D-PHY specification Version 2.1, 1.2, 1.1
- Supports standard PHY transceiver compliant to MIPI Specification
- Supports standard PPI interface compliant to MIPI Specification
- Supports synchronous transfer at high speed mode with a bit rate of 80-2500 Mb/s
RISC-V IP View All
-
32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32/64 Bit RISC-V core
- 5-stage pipeline
- In-order, Single issue
- Multicore Capable (up to 8 cores)
-
Dual-issue Linux-capable RISC-V core
- 64-bit RISC-V core
- RVA22 profile
- Linux capable
-
High-performance RISC-V CPU
- Fully compliant with the RVA23 RISC-V specification
- Comparable PPA to Arm Neoverse V3 / Cortex-X4
- Standard AMBA CHI.E coherent interface for SoC and chiplet integration
- Co-architected with Veyron E2 for seamless vector, AI acceleration, and big-little style heterogeneous compute configurations