Complete Memory Interface Solution for HBM2E Launched
Rambus has announced a comprehensive interface solution for HBM2E memory consisting of co-verified PHY and memory controller. Operating at a top speed of 3.2 Gbps over a 1024-bit wide interface, the interface can deliver 410 GB/s of bandwidth with a single HBM2E DRAM stack.
HBM2E Memory System with Single DRAM Stack
In addition to the speed jump from 2.0 to 3.2 Gbps for HBM2E vs. HBM2, this latest iteration of the HBM standard now supports 12-high DRAM stacks of up to 24 Gb devices, providing an aggregate stack capacity of 36 GB. With 3D stacking of memory, HBM2E provides high bandwidth and high capacity at low power and low latency in a very small footprint.
For AI/ML, HBM2E delivers an outstanding combination of features. AI training capabilities are growing at 10X per year with rapidly expanding training set sizes. With AI/ML training running in data centers that are increasingly space and power constrained, HBM2E’s compact size and low power, in combination with its unmatched bandwidth and capacity, make it an ideal solution.
Related Semiconductor IP
- HBM2E PHY V2 - TSMC N5
- HBM2E PHY V2 - TSMC 7FF18
- HBM2E PHY V2 - TSMC 6FF18
- HBM2E PHY V2 (Hard 1) - TSMC 7FF18
- HBM2E PHY V2 (Hard 1) - TSMC 6FF18
Related Blogs
- Complete Interface Solution for PCI Express 5.0 Launched
- Intel’s Atom-based Tunnel Creek SOC with integrated PCIe interface opens new era for embedded developers
- Cadence support for the Open NAND Flash Interface (ONFI) 3.0 controller and PHY IP solution + PCIe Controller IP opening the door for NVM Express support
- SystemC TLM-2.0 Virtual Platform Direct Memory Interface (DMI) Performance Impact
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?