Complete Interface Solution for PCI Express 5.0 Launched
November 14, 2019
Rambus has announced a comprehensive interface solution for PCI Express (PCIe) 5.0 consisting of a new PCIe 5.0 PHY and a co-verified Northwest Logic Expresso 5.0 controller.
“Our high-speed SerDes and memory interface solutions make possible amazing advancements in performance-intensive applications in AI, data center, HPC, storage and networking,” said Hemant Dhulla, VP and GM of IP Cores. “Now we’ve added PCIe 5 to our industry-leading portfolio of high-speed interface solutions giving chip makers another tool to unleash the power of their designs.”
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Complete Memory Interface Solution for HBM2E Launched
- According with Cadence, PCI Express gen-3, to be the PCIe solution for the mainstream market as soon as in 2012
- Cadence support for the Open NAND Flash Interface (ONFI) 3.0 controller and PHY IP solution + PCIe Controller IP opening the door for NVM Express support
- Interface Protocols, USB3, PCI Express, MIPI, SATA... the winners and losers in 2012
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview