Complete Interface Solution for PCI Express 5.0 Launched
November 14, 2019
Rambus has announced a comprehensive interface solution for PCI Express (PCIe) 5.0 consisting of a new PCIe 5.0 PHY and a co-verified Northwest Logic Expresso 5.0 controller.
“Our high-speed SerDes and memory interface solutions make possible amazing advancements in performance-intensive applications in AI, data center, HPC, storage and networking,” said Hemant Dhulla, VP and GM of IP Cores. “Now we’ve added PCIe 5 to our industry-leading portfolio of high-speed interface solutions giving chip makers another tool to unleash the power of their designs.”
To read the full article, click here
Related Semiconductor IP
- PCI Express Gen5 SERDES PHY on Samsung 8LPP
- PCI Express Gen4 SERDES PHY on Samsung 7LPP
- PCI Express Gen4 / Ethernet SERDES on TSMC CLN5
- PCI Express Gen3/Enterprise Class SERDES PHY on Samsung 28LPP
- PCI Express Gen3/4 Enterprise Class SERDES PHY on Samsung 14LPP
Related Blogs
- Complete Memory Interface Solution for HBM2E Launched
- According with Cadence, PCI Express gen-3, to be the PCIe solution for the mainstream market as soon as in 2012
- Cadence support for the Open NAND Flash Interface (ONFI) 3.0 controller and PHY IP solution + PCIe Controller IP opening the door for NVM Express support
- Interface Protocols, USB3, PCI Express, MIPI, SATA... the winners and losers in 2012
Latest Blogs
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Design IP Market Increased by All-time-high: 20% in 2024!