NetSpeed NoC IP or Architectural Synthesis Start-up?
When you look at NetSpeed’s NocStudio design tool, you first think “I see, NetSpeed is a new Network-on-Chip (NoC) IP start-up”. Are you wrong? Yes and no… No because NocStudio indeed generates a NoC. Yes, because the company objectives are going much farther than simply deliver a new NoC solution. According with Sundari Mitra, CEO and founder of NetSpeed, she has decided to launch this start-up to address an issue that architect and design teams are facing for decades, how to bridge the gap between architecture and Tape out? Sundari consider that NocStudio is “correct by construction”, addressing SoC synthesis. It’s a high level tool (higher than RTL synthesis), the idea is to bring the power of synthesis to SoC design. How does it work? Sundari answers this question: “This is an algorithmic solution to how SOC should be put together. It is all based on mathematics graph theory and networking algorithms to optimize what is done on a SOC. If you look at the tag line, it doesn't say that we are a NOC company, it says we are redefining how SOCs should be designed.”
To read the full article, click here
Related Semiconductor IP
- NoC System IP
- Non-Coherent Network-on-Chip (NOC)
- Coherent Network-on-Chip (NOC)
- High speed NoC (Network On-Chip) Interconnect IP
- Smart Network-on-Chip (NoC) IP
Related Blogs
- Wanted: FPGA start-up! ... Dead or Alive?
- AI-Leader Horizon Robotics Selects NetSpeed AI-based NoC IP For Next Generation Designs
- Absolutely Fabless? Or Not So Fabulous?
- Is Outsourcing Dying Or Thriving? (Part 2)
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach