Absolutely Fabless? Or Not So Fabulous?
February 12, 2010
The reputation of the fast-growth, high market share success of the fabless semiconductor business model has been much overblown, it was argued at the IFS2010 meeting in London last month.
"Fabless ain't all it's cracked up to be", said Malcolm Penn, CEO of Future Horizons, presenting his evidence for that statement in the following bullet points:
To read the full article, click here
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related Blogs
- The Semiconductor IDM Business Model is Dead!
- A Three-Tier Business Model for benefitting the Global Semiconductor Industry
- EDA / IP Business Model Debate: Daniel Nenni versus Aart de Geus
- Intel says fabless model collapsing... really?
Latest Blogs
- A Comparison on Different AMBA 5 CHI Verification IPs
- Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum
- Accelerating Development Cycles and Scalable, High-Performance On-Device AI with New Arm Lumex CSS Platform
- Desktop-Quality Ray-Traced Gaming and Intelligent AI Performance on Mobile with New Arm Mali G1-Ultra GPU
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet