Absolutely Fabless? Or Not So Fabulous?
February 12, 2010
The reputation of the fast-growth, high market share success of the fabless semiconductor business model has been much overblown, it was argued at the IFS2010 meeting in London last month.
"Fabless ain't all it's cracked up to be", said Malcolm Penn, CEO of Future Horizons, presenting his evidence for that statement in the following bullet points:
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- The Semiconductor IDM Business Model is Dead!
- A Three-Tier Business Model for benefitting the Global Semiconductor Industry
- Reconsidering the fabless semiconductor model
- EDA / IP Business Model Debate: Daniel Nenni versus Aart de Geus
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms