HBM3: Next generation memory standard for solving high density and complex computational problems
In this era of technology revolution, there is a continuous progression in domains like AI applications, high end servers, and graphics. These applications require fast processing and high densities for storing the data, where High Bandwidth Memory (HBM) provides the most viable memory technology solution. Our previous memory blog HBM2 memory for graphics, networking and HPC explored this protocol with data transfer rate of 2GT/s with stacked architecture of 8-Hi stacks (8 die).The HBM2-extension (HBM2E) architecture provided further improvement on top of HBM2 with 3.2 GT/s transfer rate and 12-Hi stack architecture with individual die density upto 8Gb and overall density of 24GB.
The HBM3 architecture provides a die density of 16Gb with 16-Hi stack thus providing a total density of 64GB. The maximum data transfer rate with HBM3 can go up-to 6.4GT/s.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for HBM3
- TSMC CLN7FF HBM3 PHY
- HBM3 Synthesizable Transactor
- HBM3 Memory Model
- HBM3 DFI Verification IP
Related Blogs
- Next Generation Memory Technology for Graphics, Networking and HPC
- IEEE 802.3 -- Standardizing the Next Generation of Ethernet PHYs
- Implementing next generation video broadcast standards with Ensigma RPUs
- DRAM vendors look to 40nm process technology to keep DRAM profits flowing next year
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms