HBM3: Next generation memory standard for solving high density and complex computational problems
In this era of technology revolution, there is a continuous progression in domains like AI applications, high end servers, and graphics. These applications require fast processing and high densities for storing the data, where High Bandwidth Memory (HBM) provides the most viable memory technology solution. Our previous memory blog HBM2 memory for graphics, networking and HPC explored this protocol with data transfer rate of 2GT/s with stacked architecture of 8-Hi stacks (8 die).The HBM2-extension (HBM2E) architecture provided further improvement on top of HBM2 with 3.2 GT/s transfer rate and 12-Hi stack architecture with individual die density upto 8Gb and overall density of 24GB.
The HBM3 architecture provides a die density of 16Gb with 16-Hi stack thus providing a total density of 64GB. The maximum data transfer rate with HBM3 can go up-to 6.4GT/s.
Related Semiconductor IP
- HBM3 PHY V2 - TSMC N3E
- HBM3 PHY V2 (Hard) - TSMC N3P
- HBM3 PHY - TSMC N6
- HBM3 PHY - TSMC N5 1.2V
- HBM3 PHY (Hard 1) - TSMC N6
Related Blogs
- Next Generation Memory Technology for Graphics, Networking and HPC
- IEEE 802.3 -- Standardizing the Next Generation of Ethernet PHYs
- Implementing next generation video broadcast standards with Ensigma RPUs
- DRAM vendors look to 40nm process technology to keep DRAM profits flowing next year
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?