IP Catalog > HBM3

HBM3 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (38)
Compare 38 IP from 9 vendors (1 - 10)
  • HBM3 PHY
    • Offers superior power efficiency and supports up to 4 active operating states and dynamic voltage scaling. With a fully optimized hard macro design on advanced process technology,
    • Delivers highly reliable industry-leading performance.
    • Implements an optimized micro bump array and is delivered as hard macro GOS ready for integration into 2.5D system applications.
    Block Diagram -- HBM3 PHY
  • HBM3 Controller
    • Ideal for applications involving graphics, high-performance computing, high-end networking, and communications that require very high memory bandwidth, lower latency, and more density.
    Block Diagram -- HBM3 Controller
  • High Performance HBM, HBM3 Memory Controller
    • DRAM Supports
    • High Performance
    • Low Power Consumption
    Block Diagram -- High Performance HBM, HBM3 Memory Controller
  • HBM3 PHY IP at 7nm
    • Unbeatable performance-driven and low-power-driven PPA
    • Ultra-low read/write latency with programmable PHY boundary timing
    Block Diagram -- HBM3 PHY IP at 7nm
  • HBM3 PHY V2 - TSMC N3E
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY V2 - TSMC N3E
  • HBM3 PHY V2 (Hard) - TSMC N3P
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY V2 (Hard) - TSMC N3P
  • HBM3 PHY - TSMC N6
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY - TSMC N6
  • HBM3 PHY - TSMC N5 1.2V
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY - TSMC N5 1.2V
  • HBM3 PHY (Hard 1) - TSMC N6
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY (Hard 1) - TSMC N6
  • HBM3 PHY (Hard 1) - TSMC N5
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY (Hard 1) - TSMC N5
×
Semiconductor IP