Optimizing Data Movement In SoCs And Advanced Packages
The amount of data that needs to move around a chip is growing exponentially, driven by the rollout of AI and more sensors everywhere. There may be hundreds of IP blocks, more compute elements, and many more wires to contend with. Andy Nightingale, vice president of product management and marketing at Arteris, talks with Semiconductor Engineering about the demand for low-latency on-chip communication in increasingly complex devices, which can include chiplets, multiple networks on chip (NoCs), and the need for managing all of this with less power and using a simpler setup.
Related Semiconductor IP
- Smart Network-on-Chip (NoC) IP
- NoC System IP
- Cloud-active NOC configuration tool for generating and simulating Coherent and Non-Coherent NoCs
- Tessent NoC Monitor
- Network-on-Chip (NoC) Interconnect IP
Related Videos
- Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
- Livelocks And Deadlocks In NoCs
- Synopsys 800G MAC, PCS and PHY IP Interop with Switches and Optical Links at ECOC '24
- LLM Inference on RISC-V Embedded CPUs