Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
Andy Nightingale, VP Product Management & Marketing at Arteris, spoke to EE Journal’s Amelia Dalton on the fish fry podcast.
My podcast guest this week is Andy Nightingale, Vice President Product Management & Marketing at Arteris. Andy and I chat about the key challenge faced by SoC designers when building NoC interconnects for AI based designs, the details of NoC interconnect IP soft tiling and some real world examples of AI based designs that benefit from NoC IP soft tiling. Also this week, I check out how odor detection by the silkworm moth could improve localization technologies in robotics.
Related Semiconductor IP
- NoC System IP
- Cloud-active NOC configuration tool for generating and simulating Coherent and Non-Coherent NoCs
- Tessent NoC Monitor
- Network-on-Chip (NoC) Interconnect IP
- Coherent Network-on-chip (NoC) IP
Related Videos
- The Evolution of HBM
- Ask the Expert: HBM4 Controller IP
- Ask the Experts: AI at the Edge
- Tony Pialis: Swing for the Fences, Do Not Limit Yourself