Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
Andy Nightingale, VP Product Management & Marketing at Arteris, spoke to EE Journal’s Amelia Dalton on the fish fry podcast.
My podcast guest this week is Andy Nightingale, Vice President Product Management & Marketing at Arteris. Andy and I chat about the key challenge faced by SoC designers when building NoC interconnects for AI based designs, the details of NoC interconnect IP soft tiling and some real world examples of AI based designs that benefit from NoC IP soft tiling. Also this week, I check out how odor detection by the silkworm moth could improve localization technologies in robotics.
Related Semiconductor IP
- Network-on-Chip (NoC)
- NoC Verification IP
- NoC System IP
- Non-Coherent Network-on-Chip (NOC)
- Coherent Network-on-Chip (NOC)
Related Videos
- The Evolution of HBM
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- Ask the Experts: The State of AI
- Weebit Nano is scaling up for 2026: The Year of the Tornado
Latest Videos
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
- Paving the Road to Datacenter-Scale RISC-V
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform