Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
By Jason Messier, Teradyne
Silicon Creations' 16nm SerDes enables the fastest TTM and most cost-effective Teradyne ASIC development to date.
Related Semiconductor IP
- Multiprotocol SerDes PMA
- SerDes
- 100G PAM4 Serdes PHY - 14nm
- Multi-Rate Serdes IP Solution
- High-Speed LVDS (SERDES) Transceiver
Related Videos
- SoC Clocking Architectures – Design and Implementation
- Cadence’s Silicon Proven UCIe IP in TSMC 3nm
- What's Changing In SerDes
- Hot Stuff EW25: MIPS Atlas Portfolio, Software and Silicon
Latest Videos
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
- Arm: From Cloud-to-Car Architecture
- High Performance RISC-V is here!