Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
By Jason Messier, Teradyne
Silicon Creations' 16nm SerDes enables the fastest TTM and most cost-effective Teradyne ASIC development to date.
Related Semiconductor IP
- Multiprotocol SerDes PMA
- SerDes
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- 100G SerDes PAM4 PHY
- 32Gbps SerDes PHY in GF 22nm
Related Videos
- SoC Clocking Architectures – Design and Implementation
- Cadence’s Silicon Proven UCIe IP in TSMC 3nm
- What's Changing In SerDes
- Hot Stuff EW25: MIPS Atlas Portfolio, Software and Silicon
Latest Videos
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
- Paving the Road to Datacenter-Scale RISC-V
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform