Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
By Calliope-Louisa Sotiropoulou, CAST
Explore how hardware-accelerated lossless compression IP cores can improve bandwidth, reduce latency, and boost efficiency in ASIC and FPGA designs.
In this 30-minute technical session, Calliope-Louisa Sotiropoulou, Sales Engineer & Product Manager at CAST walks through key compression algorithms (GZIP, LZ4, Snappy, Zstd), their trade-offs, and real-world integration strategies.
What you'll learn:
- How compression helps meet system performance and data movement challenges
- Trade-offs between compression ratios, speed, and resource usage
- Where and how to integrate CAST’s compression IPs into your design
- Use cases from edge, cloud, automotive, and AI workloads
Related Semiconductor IP
- GZIP/ZLIB/Deflate Data Compressor
- LZ4/Snappy Data Compressor
- LZ4/Snappy Data Decompressor
- LZRW3 Data Compression Core
- High Throughput and Low Latency Data Compression Engine
Related Videos
- Scaling Performance In AI Systems
- Embedded World 2025 - Baya Systems Intro with Nandan Nayampally
- Bringing High-Performance RISC-V Platforms to Life
- Baya Systems: CEO Sailesh Kumar on Scaling Up
Latest Videos
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
- Arm: From Cloud-to-Car Architecture
- High Performance RISC-V is here!