Synopsys 800G MAC, PCS and PHY IP Interop with Switches and Optical Links at ECOC '24
See our 800G Ethernet subsystem with 8 lanes of 112G, MAC and PCS in Frankfurt demonstrate 800Gbps Ethernet traffic via optical links and Juniper switches, achieving zero BER over a 3m DAC and zero post FEC errors.
Related Semiconductor IP
- 800G Ethernet Verification IP
- 800G Ethernet Verification IP
- 800G Ethernet PCS IP
- 800G Ethernet IP for AI Application
- Simulation VIP for Ethernet up to 800G
Related Videos
- How to design robust SoC with ESD and power management IP
- Ask the Expert: HBM4 Controller IP
- RISC-V Design Innovations with Custom Extensions
- Cadence’s Silicon Proven UCIe IP in TSMC 3nm