Synopsys 800G MAC, PCS and PHY IP Interop with Switches and Optical Links at ECOC '24
See our 800G Ethernet subsystem with 8 lanes of 112G, MAC and PCS in Frankfurt demonstrate 800Gbps Ethernet traffic via optical links and Juniper switches, achieving zero BER over a 3m DAC and zero post FEC errors.
Related Semiconductor IP
- 800G Ethernet Verification IP
- 800G Ethernet Verification IP
- 800G Ethernet PCS IP
- Ethernet PCS 800G
- Ethernet MAC 800G
Related Videos
- How to design robust SoC with ESD and power management IP
- TSN Applications and IP Core Solutions
- Ask the Expert: HBM4 Controller IP
- RISC-V Design Innovations with Custom Extensions
Latest Videos
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
- Paving the Road to Datacenter-Scale RISC-V
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform