Rambus highlights HBM2 PHY collaboration at GLOBALFOUNDRIES Technology Conference
September 21, 2017
We are showcasing our HBM2 PHY at the GLOBALFOUNDRIES Technology Conference at the Hyatt Regency Santa Clara (table #6). Designed for systems that require low latency and high bandwidth memory, our HBM2 PHY is built on GLOBALFOUNDRIES advanced 14nm Power Plus (LPP) process technology.
The PHY is fully compliant with the JEDEC HBM2 standard and supports data rates up to 2000 Mbps per data pin, resulting in a total bandwidth of 256 GB/s. The interface features 8 independent channels, each containing 128 bits for a total data width of 1024 bits, as well as support for a stack height of 2, 4 or 8 DRAMs. The PHY is also designed for a 2.5D system with an interposer for routing signals between the DRAM and PHY.
To read the full article, click here
Related Semiconductor IP
- HBM3 PHY
- TSMC CLN3FFP HBM4 PHY
- HBM3 PHY V2 (Hard) - TSMC N3P
- TSMC CLN16FFGL+ HBM PHY IP
- HBM3 PHY & Controller
Related Blogs
- Building a robust HBM2 PHY
- Powering the Next Wave of AI Inference with the Rambus GDDR6 PHY at 24 Gb/s
- Complete Memory Interface Solution for HBM2E Launched
- HBM2E targets AI/ML training
Latest Blogs
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces
- High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4
- Keeping Pace with CXL Specification Revisions
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring