Building a robust HBM2 PHY
February 20, 2017
What is HBM?
HBM is a high-performance memory that features reduced power consumption and a small form factor. More specifically, it combines 2.5D packaging with a wider interface at a lower clock speed (as compared to DDR4) to deliver higher overall throughput at a higher bandwidth-per-watt efficiency for high-performance computing applications.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Rambus highlights HBM2 PHY collaboration at GLOBALFOUNDRIES Technology Conference
- Building a Swiss cheese model approach for processor verification
- UCIe Heralds a Robust Chiplet Ecosystem for a New Era of SoC Innovation
- PHY IP: the last frontier of configurability?