Interface IP Protocols: Status (2013), CAGR (2008/2013) & Forecast (to 2020)
If your company develops Design IP to support well-known protocols like USB, PCIe, HDMI, DDRn memory controller, MIPI specification (and more), it’s crucial to know your competition, the market size by segment, and even more important the market potential by segment. The latest can be obtained by the Compound Annual Growth Rate (CAGR) calculated on actual data, or the revenue made in the past, in conjunction with a realistic forecast calculated through a clearly defined methodology.
If your company develops IC or System-on-Chip (SoC) and source Controller or PHY IP externally, it’s also critical to select the right protocol, then the best IP vendor. The right protocol will guarantee that your product is well positioned in the targeted segment and will interoperate properly with the other IC, ASSP, ASIC or FPGA. The right protocol will also have to be supported by a standardization organization, working to support an aggressive enough roadmap: if you use the Release 2.0, you want to make sure that Release 3.0 will exist, so your investment (design resource, marketing) will be made for the long term. The right vendor will be this able to guarantee the best (features, performances and quality) to price ratio, but not only! We will come back later to the various parameters weighting in the buying decision process…
Related Semiconductor IP
- USB 3.1 DisplayPort PHY - TSMC 10FF, North/South Poly Orientation
- SuperSpeed USB 3.1 Host Controller
- SuperSpeed USB 3.1 DRD Controller
- SuperSpeed USB 3.1 Device Controller
- MP10, USB 3.1/PCIe 3.0 PHY, GF 22FFDSOI x1, N/S, for Automotive, ASIL B Random, AEC-Q100 Grade 1
Related Blogs
- IPnest Forecast Interface IP Category Growth to $2.5B in 2025
- Interface Protocols, USB3, HDMI, MIPI... the winner and losers in 2011
- Interface Protocols, USB3, PCI Express, MIPI, SATA... the winners and losers in 2012
- Interface Protocols, USB3, PCI Express, MIPI, DDRn... the winner and losers in 2013
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?