IP Catalog > PCIe

PCIe IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (890)
Compare 890 IP from 80 vendors (1 - 10)
  • PCIe Gen 5 - Validates high-speed designs, ensuring compliance and error-free performance
    • PCIe Gen 5 Verification IP offers a robust solution for validating designs based on the PCI Express 5.0 specification, delivering high-speed data transfer, protocol compliance, and advanced error injection. It ensures seamless integration into existing environments.
    • The product supports a range of industries, optimizing high-performance computing, AI, storage solutions, and more. With applications in data centers, automotive, IoT, and gaming, PCIe Gen 5 enhances efficiency and scalability across diverse sectors
    Block Diagram -- PCIe Gen 5 - Validates high-speed designs, ensuring compliance and error-free performance
  • PCIe Gen 4 - Enables high-speed verification, error handling, and protocol compliance
    • PCIe Gen 4 Verification IP ensures efficient, high-speed signaling, protocol conformance, error handling, and system interoperability for PCIe Gen 4 designs. It accelerates validation with automated testbenches, ensuring compliance and reducing time-to-market.
    • PCIe Gen 4 Verification IP is essential for chip design, SoCs, servers, data centers, storage, GPUs, telecom equipment, and automotive electronics. It validates robust PCIe Gen 4 integration, ensuring performance, reliability, and interoperability
    Block Diagram -- PCIe Gen 4 - Enables high-speed verification, error handling, and protocol compliance
  • PCIe Switch Verification IP
    • Compliant with the PCIe 6,5,4,3 specification.
    • Support Pipe Specification 6.1.1
    • NVMe on top of Low Power, CXS, CPI, CXL, CXL Security, PCIe Gen6/5/4/3 management
    • Supports Pipe Specification 6.1 with both Low Pin Count and Serdes Architecture.
    Block Diagram -- PCIe Switch Verification IP
  • PCIe Gen 6 Verification IP
    • Compliant with PCI Express Specifications 6.1 (64GT/s), 5.0 (32GT/s), 4.0 (16GT/s), 3.1 (8GT/s), 2.0 (5GT/s) and 1.1 (2.5GT/s).
    • Support for 64.0 GT/s Data Rate per lane with backwards compatible.
    • Support for new PAM4 Signalling and Gray Coding.
    • Support for both Flit Mode & Non-Flit Mode.
    Block Diagram -- PCIe Gen 6 Verification IP
  • PCIe Gen 5 Verification IP
    • Support for 32.0 GT/s Data Rate per lane with backwards compatible.
    • Optimizing the Link to skip equalization at lower Data Rates when supporting 32.0 GT/s(optional feature).
    • Lower pin count in pipe interface when supporting 32.0 GT/s.
    • Support for newly added phy serdes architecture in pipe specification 5.0 .
    Block Diagram -- PCIe Gen 5 Verification IP
  • PCIe Gen 2 Verification IP
    • Compliant with PCI Express Specifications 2.0 (5GT/s) and 1.1 (2.5GT/s).
    • Verification IP configurable as PCI express Root Complex and Device Endpoint.
    • Configurable LinkWidth: x1, x2, x4, x8, x12, x16, x32.
    • Configurable pipe width : 8,16,32,64
    Block Diagram -- PCIe Gen 2 Verification IP
  • Simulation VIP for PCIe
    • Device Type
    • Root Complex, End Point, Legacy End Point, Switch, PHY DUT, Bridge
    • Interface
    • Serial, Parallel (8-bit, 10-bit, 128-bit, and 130-bit), PIE8, PIPE 3.0, PIPE 4.0, PIPE 4.3, PIPE 4.4.x, PIPE 5.x, PIPE 6.0
    Block Diagram -- Simulation VIP for PCIe
  • PCIe GEN6 PHY IP
    • The PCIe GEN6 PHY IP achieves data rates up to 64GT/s per lane with PAM4 signaling thereby delivering reliable performance for high-speed data transfer.
    • It supports advanced applications, including AI/ML, High-Performance Computing, and next-generation storage solutions.
    Block Diagram -- PCIe GEN6 PHY IP
  • FPGA Proven PCIe Gen6 Controller IP
    • Supports up to x16 link width
    • Support for Tx/Rx cut-through
    • Supports 32 GT/s and 64 GT/s precoding
    • Supports 14-bit tags for TLPs (Transaction Layer Packets)
    • Supports buffering and credit management
    Block Diagram -- FPGA Proven PCIe Gen6 Controller IP
  • PCIE 6.0/5.0/4.0/3.0/2.0
    • Support PCI Expression Gen5 & Gen4 & Gen3 & Gen2 & Gen1
    • Configurable differential voltage swing
    • Embedded low jitter LC PLL with fixed bandwidth and output frequency
    • PLL Frequency Lock detection
    Block Diagram -- PCIE 6.0/5.0/4.0/3.0/2.0
×
Semiconductor IP