EDPS: 3D ICs, part I
April 11, 2012
The second day (more like a half-day) of EDPS was devoted to 3D ICs. There was a lot of information, too much to summarize in a few hundred words. The keynote was by Riko Radojcic of Qualcomm, who has been a sort of one-man-band attempting to drive the EDA and manufacturing industries towards 3D. Of course it helps if you don't just have a sharp arrow but the wood of Qualcomm behind it. Curiously, though, Qualcomm themselves have been cautious in actually using 3D IC technology. Possibly they have done some test chips but I don't know of any parts that they have in production.
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- Opinion: What will change on the road to 3D ICs?
- What will change on the road to 3D ICs?
- Semiconductor Design in 3D!
- Need really big FPGAs? Xilinx will be taking the "3D" route for initial Virtex 7 parts
Latest Blogs
- Cadence Welcomes VLAB Works
- Cadence Launches Cache-Coherent HiFi 5s SMP for Next-Gen Audio Applications
- Enabling ‘Few-Shot Learning’ AI with ReRAM
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- Why Hardware Security Is Just as Critical as Software Security in Modern Systems