Opinion: What will change on the road to 3D ICs?
3D-IC represents different benefits for different applications. It can be both a performance enhancer and a power reducer due to shorter, lower capacitance interconnect lines, for example when used to stack memory on logic. It can provide a smaller overall footprint for mobile apps like cell phones, and it can improve yield when multiple smaller die can be assembled in lieu of a large SoC during early process maturity. It also allows analog and digital IP to hit performance and integration targets without forcing implementation in a single process. Depending on the application targeted, the jury is still out about relative costs and reliability, but there expectations for improvement in the long run in these areas as well.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related Blogs
- EDPS: 3D ICs, part I
- What will change on the road to 3D ICs?
- Semiconductor Design in 3D!
- Need really big FPGAs? Xilinx will be taking the "3D" route for initial Virtex 7 parts
Latest Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172