What will change on the road to 3D ICs?
3D-IC represents different benefits for different applications. It can be both a performance enhancer and a power reducer due to shorter, lower capacitance interconnect lines, for example when used to stack memory on logic. It can provide a smaller overall footprint for mobile apps like cell phones, and it can improve yield when multiple smaller die can be assembled in lieu of a large SoC during early process maturity. It also allows analog and digital IP to hit performance and integration targets without forcing implementation in a single process. Depending on the application targeted, the jury is still out about relative costs and reliability, but there expectations for improvement in the long run in these areas as well.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- What's driving 3D IC design? Do 2D EDA tools need a total overhaul to support 3D design?
- Want a peek at a possible Qualcomm 3D IC roadmap?
- Intel Calls for 3D IC
- Semicon West: The Roadmap is 3D IC
Latest Blogs
- Why What Where DIFI and the new version 1.3
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware