Semiconductor Design in 3D!
My vote for most compelling technology at last week’s #47DAC is 3D technology. No, I don’t mean Hollywood-style 3D, I’m talking about vertical stacked-die system on chip design. This design approach basically means putting different parts of the system on different silicon substrates, so you can use the right technology for each part, and then stack them vertically.
3D technology promises to reduce cost and improve performance. By putting different parts of the system on a slice of silicon from an optimized process, you don’t have to do things like shoe-horn mixed signal parts into advanced process nodes, which is very expensive and doesn’t really work that well for mixed signal anyway. Because the interconnect between the silicon slices is very short (due to the stacking), wiring delays are minimized and performance should be very good.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related Blogs
- Paradigm Shift in Semiconductor Industry
- Semiconductor Growth from AI-Driven Design Productivity
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
- Pioneering Seamless Interoperability on Cloud Across the Semiconductor Design Ecosystem
Latest Blogs
- Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC
- The Rise of Physical AI: When Intelligence Enters the Real World
- Can Open-Source ISAs Catalyze Smart Manufacturing?
- The Future of AI is Modular: Why the SiFive-NVIDIA Milestone Matters
- Heterogeneous Multicore using Cadence IP