What's driving 3D IC design? Do 2D EDA tools need a total overhaul to support 3D design?
April 14, 2011
The Electronic Design Process Symposium (EDPS) held last week in Monterey devoted most of Friday to a discussion of 3D design. I’ll be devoting several EDA360 Insider blog entries to this important topic. Today’s entry summarizes the presentation by Rahul Deokar, a Product Marketing Director at Cadence. Among other things, Deokar is responsible for 3D IC design tools.
Here’s what Deokar discussed in his presentation:
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
- Bluetooth Low Energy 6.0 Scalable RF IP
Related Blogs
- ICCAD Keynote: Design of Secure Systems - Where are the EDA Tools?
- Want a peek at a possible Qualcomm 3D IC roadmap?
- 10 ways to get your EDA tools to run faster, smoother, and longer
- Intel Calls for 3D IC
Latest Blogs
- MIPI: Powering the Future of Connected Devices
- ESD Protection for an High Voltage Tolerant Driver Circuit in 4nm FinFET Technology
- Designing the AI Factories: Unlocking Innovation with Intelligent IP
- Smarter SoC Design for Agile Teams and Tight Deadlines
- Automotive Reckoning: Industry Leaders Discuss the Race to Redefine Car Development