Want a peek at a possible Qualcomm 3D IC roadmap?
April 11, 2012
“3D IC test wafers will run this year and high-volume 3D IC manufacturing will start in 2013,” concluded Riko Radojcic at the end of his EDPS keynote on 3D ICs held in Monterey, California last Friday. Radojcic is Qualcomm’s Director of Engineering, so he just might know something about the state of 3D IC assembly although he’s not necessarily referring to Qualcomm in the above statement. His concluding remarks came at the end of an hour’s worth of hard-earned 3D IC assembly and design insights that Radojcic has assembled at Qualcomm.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related Blogs
- Semicon West: The Roadmap is 3D IC
- Qualcomm, AMD head top 25 fabless IC suppliers for 2009; Taiwan firms finish strong!
- What's driving 3D IC design? Do 2D EDA tools need a total overhaul to support 3D design?
- Qualcomm: Scaling down is not cost-economic anymore - so we are looking at true monolithic 3D
Latest Blogs
- Resilient and optimized GenAI Systems with proteanTecs and Arm’s Neoverse CSS
- Demystifying CXL Memory Interleaving and HDM Decoder Configuration
- Demystifying Forward Error Correction (FEC) in PCIe 6.0
- EOS protection characterization using Long-Pulse TLP
- The Power of Shifting Left: Cadence Accelerating Innovation with Arm