New 16Gbps Multi-link, Multi-protocol SerDes PHY Enhances Datacenter Connectivity
January 19, 2016
PCIe Gen4 is bringing new possibilities to servers and virtualization. The interface increases the bandwidth and value of data transmission from server to server, switch to switch, and server to storage, enabling even larger dataset analysis and other complex cloud services.
High-speed SerDes technology is used to implement these high-speed connections, often at advanced nodes such as 14/16nm. To be sure, it's becoming increasingly difficult to create robust designs while meeting short project timescales.Why not partner with a leading IP provider instead of doing your own IP design?
To read the full article, click here
Related Semiconductor IP
- Ethernet SerDes - 16Gbps and 10Gbps multi-protocol SerDes PHY
- Multiprotocol SerDes PMA
- 32G LR Multi-Protocol SerDes (MPS) PHY - GLOBALFOUNDRIES 22nm
- 28G LR Multi-Protocol SerDes (MPS) PHY - Samsung 14nm
- 28G LR Multi-Protocol SerDes (MPS) PHY - GLOBALFOUNDRIES 12nm
Related Blogs
- 16Gbps SerDes Multiprotocol Multilink PHY IP
- Rambus showcases 56G Multi-Protocol SerDes (MPS) PHY at the Samsung Foundry Forum
- 32G Multi-Protocol SerDes PHY Out the Gate
- 112G LR SerDes PHY Ready for Next-Gen Networking Gear
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing