32G Multi-Protocol SerDes PHY Out the Gate
February 25, 2019
Hemant Dhulla, vice president and general manager of IP Cores at Rambus says that the newly announced 28G and 32G SerDes from Rambus “will be critical to 5G infrastructure, wireless base stations and remote radio heads, autonomous vehicles, data center optical switches and highly anticipated technologies like artificial intelligence and machine learning inferencing, smart cities, and more. “By developing our high-speed interfaces on GLOBALFOUNDRIES 22nm FD-SOI (22FDX®) platform, we are able to deliver the high performance alongside reduced power and area required for these applications.”
To read the full article, click here
Related Semiconductor IP
Related Blogs
- 16Gbps SerDes Multiprotocol Multilink PHY IP
- New 16Gbps Multi-link, Multi-protocol SerDes PHY Enhances Datacenter Connectivity
- Rambus showcases 56G Multi-Protocol SerDes (MPS) PHY at the Samsung Foundry Forum
- ARM Cordio IP achieves Bluetooth 5 qualification right out of the gate
Latest Blogs
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Design IP Market Increased by All-time-high: 20% in 2024!