16Gbps SerDes Multiprotocol Multilink PHY IP
January 18, 2016
In any advanced node, one of the most important pieces of IP is a high-performance SerDes PHY. Of course, what counts as high-performance depends on the node. At the current 16nm node, 16Gbps is the sweet spot. The reason that SerDes is so important is that almost all interface IP such as PCIe, USB, SATA, and more rely on a SerDes PHY to handle the interfaces between the SoC and the outside world. A clean PHY is one where the signals are well enough shaped that decoding them at the receiver works flawlessly. I'm sure you've seen plenty of eye diagrams showing off how clean the signal is with a large eye so that the difference between a 1 and a 0 is clearly detectable.
Related Semiconductor IP
- Multi-Link Multi-Protocol SerDes 16Gbps in TSMC 28HPC
- SERDES IP 16Gbps per channel
- 125Mbps to 16Gbps Multi-protocol SerDes PMA
- 16Gbps multi-protocol programmable SerDes PHY in UMC 28HPC+
Related Blogs
- New 16Gbps Multi-link, Multi-protocol SerDes PHY Enhances Datacenter Connectivity
- Rambus showcases 56G Multi-Protocol SerDes (MPS) PHY at the Samsung Foundry Forum
- 32G Multi-Protocol SerDes PHY Out the Gate
- 4nm 112G-ELR SerDes PHY IP
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?