Sub-Threshold Design - A Revolutionary Approach to Eliminating Power
Mike Salas, VP Marketing, Ambiq Micro
EDN (December 22, 2014)
Low energy consumption has replaced performance as the foremost challenge in electronic design. Performance is important, but it must now accede to the energy capacity of batteries and even the minimal output of energy harvesters. Performance at all costs no longer works; energy consumption is now the dominant requirement. While reducing energy consumption is critically important throughout the electronics industry, the question is: how should that goal be achieved? Ambiq Micro’s approach moves beyond the incremental improvements that other semiconductor companies have taken and makes revolutionary advances through a unique approach to the problem: sub-threshold circuit design.
Energy is consumed in two fundamental ways: as leakage, when a circuit’s state isn’t changing, and dynamically as internal nodes are charged up and down. For realistic circuits in operation, dynamic power dominates – especially for the higher power supply voltages used in most designs today.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Deliver "Smarter" Faster: Design Methodology for AI/ML Processor Design
- Improving design routability and timing by smart port reduction and placement technique
- The Gatekeeper of a Successful Design is the Interconnect
- How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS