Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension
By Songqiao Cui 1, Geng Luo 2, Junhan Bao 3, Josep Balasch 4, Ingrid Verbauwhede 1
1 KU Leuven
2 National University of Singapore
3 Independent Researcher
4 Rambus
Abstract
Inner product masking is a well-studied masking countermeasure against side-channel attacks. IPM-FD further extends the IPM scheme with fault detection capabilities. However, implementing IPM-FD in software especially on embedded devices results in high computational overhead. Therefore, in this work we perform a detailed analysis of all building blocks for IPM FD scheme and propose a Masked Processing Unit to accelerate all operations, for example multiplication and IPM-FD specific Homogenization. We can then offload these computational ex tensive operations with dedicated hardware support. With only 4.05% and 4.01% increase in Look-Up Tables and Flip-Flops (Ran dom Number Generator excluded), respectively, compared with baseline cv32e40p RISC-V core, we can achieve up to 16.55× speed-up factor with optimal configuration. We then practically evaluate the side-channel security via uni- and bivariate Test Vector Leakage Assessment which exhibits no leakage. Finally, we use two different methods to simulate the injected fault and confirm the fault detection capability of up to k − 1 faults, with k being the replication factor.
Index Terms—Hardware security, side-channel attack, fault injection attack, RISC-V, ISE
To read the full article, click here
Related Semiconductor IP
- Quantum Safe, ISO 21434 Automotive-grade Programmable Hardware Security Module
- Embedded Hardware Security Module (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- Embedded Hardware Security Module for Automotive and Advanced Applications
- Hardware Security Module
- ECC Secure Accelerator - High-performance ECC IP with advanced physical security
Related Articles
- Extending RISC-V ISA With a Custom Instruction Set Extension
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
- A guide to accelerating applications with just-right RISC-V custom instructions
Latest Articles
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension
- ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
- In-Situ Encryption of Single-Transistor Nonvolatile Memories without Density Loss
- David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
- RoMe: Row Granularity Access Memory System for Large Language Models