PCI Express 3.0 needs reliable timing design
Amitava Banerjee & Jeetendra Ashok (Cypress)
EDN (October 14, 2018)
PCI Express (PCIe) is an important standard for chip-to-chip communications and serves as a standard for connecting motherboards to peripheral cards. It can be challenging, however, to implement the reference clock so that it meets the various requirements of the PCIe standard. Designers need to consider frequency, jitter, output standard, and other characteristics. With an understanding of the different PCIe architectures, their individual reference clock requirements, and how clock devices can help meet the various PCIe reference clock requirements, developers can design reliable systems.
PCIe Architecture
To understand how the reference clock architecture is used in PCIe, look at the typical clock architecture in an example application like Multi-Function Printers (MFP). The ASIC or SoC modules of MFPs have a built-in PCIe stack to simplify system design. A typical clocking interface of functional modules of an MFP is shown in Figure 1.
To read the full article, click here
Related Semiconductor IP
- PCI Express PHY
- Multi-Channel Flex DMA IP Core for PCI Express
- PCIe - PCI Express Controller
- PCI Express PIPE PHY Transceiver
- Scalable Switch Intel® FPGA IP for PCI Express
Related White Papers
- PCI Express 3.0 needs reliable timing design
- How HyperTransport and PCI Express complement each other
- Advanced switching boosts PCI Express
- Compatibility issue slows PCI Express
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design